R-type. Special instructions perform a variety of tasks, including movement of data between special and general registers, trap, and breakpoint. They are always

Instruction Formats

major instruction formats are shown in Figure A-1. Every CPU instruction consists of a single word (32 bits) aligned on a word boundary and the

			۱
	is a 6-bit function field	funct	
	is a 5-bit shift amount	shamt	
	is a 5-bit destination register specifier	7d	
	is a 26-bit jump target address	target	
	is a 16-bit immediate, branch dis- placement or address displacement	immediate	
	is a 5-bit target (source/destination) register or branch condition	7	
	is a 5-bit source register specifier	rs .	
	is a 6-bit operation code	op	
	AND THE PARTY OF T	where:	٠.
	rs rt rd shamt funct	op	
_	(Register) 2025 - 21/20 - 15 15 - 1110 - 15 5 0	R-Type (Register	-
	target	op	
		-Type (Jump	٠,
	rs rt immediate	op	
_	Immediale) 28 25 21 20 1615 0	-Type (Immediate)	T

Figure A-1. CPU Instruction Formats

₽ 22

Instruction Notation Conventions

In this appendix, all variable subfields in an instruction format (such as rs, rt, immediate, etc.) are shown in lower-case names.

Such an alias is always lower case, since it refers to a variable subfield. cific instructions. For example, we use rs = base in the format for load and store instructions. For the sake of clarity, we sometimes use an alias for a variable subfield in the formats of spe-

dix, and the bit encoding also accompanies each instruction. Figures with the actual bit encoding for all the mnemonics are located at the end of this Appen-


In the instruction descriptions that follow, the Operation section describes the operation pernotation are described in Table A-1. formed by each instruction using a high-level language notation. Special symbols used in the

A

Combat	22.4
7	Assignment
=	Bit string concatenation
יא	Replication of bit value x into a y -bit string. Note that x is always a single-bit value.
Ху.,1	Selection of bits y through z of bit string x. Little-endian bit notation is always used. If y is less than Z this expression is an empty (zero length) bit string.
+	Two's complement or floating point addition
1	Two's complement or floating point subtraction
*	Two's complement or floating point multiplication
div	Two's complement integer division
mod	Two's complement modulo
/	Floating point division
^	Two's complement less than comparison
and	Bitwise logic AND
or	Bitwise logic OR
xor	Bitwise logic XOR
nor	Bitwise logic NOR
GPR[x]	General Register x. The content of GPR[0] is always zero. Attempts to after the content of GPR[0] have no effect.
CPR(z,x)	Coprocessor unit z, general register x
CCR(z,x)	Coprocessor unit z, control register x
COC[2]	Coprocessor unit z condition signal.
BigEndianMem	Big-endian mode as configured at reset (0 -> Little, 1 -> Big). Specifies the endianess of the memory interface (see LoadMemory and StoreMemory), and the endianess of Kernel and Supervisor mode execution.
ReverseEndian	Signal to reverse the endianess of load and store instructions. This feature is available in User mode
	only, and is effected by setting the <i>REbit</i> of the <i>Status</i> register. Thus ReverseEndian may be computed as (SR ₂₂ and User mode). R3000A, R4000 and R6000 only.
BigEndianCPU	The endianess for load and store instructions (0 -> Little, 1 -> Big). In User mode, this endianess
	ReverseEndian.
[bit	Bit of state to specify synchronization instructions. Set by LL, cleared by RFE, ERET and invalidate, and read by SC. IRADOLARDO DANA
3+1	Indicates the time steps between operations. Each of the statements within a time step are defined to
	of executed in sequential order (as modified by conditional and loop constructs). Operations which are marked T+t are executed at instruction cycle / relative to the start of execution of the instruction
	Thus, an instruction which starts at time j executes operations marked T+i; at time i+j.
	at the same time should be pessimistic; the order is not defined.

Instruction Notation Examples

The following examples illustrate the application of some of the instruction notation conventions:



Load and Store Instructions

In the R2000/R3000 implementation of the ISA, all loads are implemented with a delay of one instruction. That is, the instruction immediately following a load cannot use the contents of the register which will be loaded with the data being fetched from storage. An exception is the target register for the Load Word Left and Load Word Right instructions, which may be specified as the same register used as the destination of a load instruction that immediately precedes it.

In the R4000/R6000 implementation, the instruction immediately following a load may use the contents of the register loaded. In such cases, the hardware interlocks, requiring additional real cycles, so scheduling load delay slots is still desirable — although not required for functional code.

Two special instructions are provided in the R40X0/R60XX0 implementation of the ISA, Load Linked and Store Conditional. These instructions are used in carefully coded sequences to provide one of several synchronization primitives, including test-and-set, bit-level locks, semaphores, and sequencers/event counts.

In the load/store operation descriptions, the functions listed in Table A-2 are used to summarize the handling of virtual addresses and physical memory.

4

Table A-2. Load/Store Common Functions

StoreMemory Use wor the add	LoadMemory Usi wor der whi	AddressTranslation Us	Function
Uses the cache, write buffer and main memory to store the word or part of word specified as data in the word containing the specified physical address. The low order two bits of the address and the access type field indicates which of each of the four bytes within the data word should be stored.	Uses the cache and main memory to find the contents of the word containing the specified physical address. The low order two bits of the address and the access type field indicates which of each of the four bytes within the data word need to be returned. If the cache is enabled for this access, the entire word is returned and loaded into the cache.	Uses the TLB to find the physical address given the virtual address. The function fails and an exception is taken if the page containing the virtual address is not present in the TLB.	Prince Wearing

specifies the byte which has the smallest byte address of the bytes in the addressed field. For a ber; for a Little-endian machine, this is the rightmost byte and contains the lowest precision Big-endian machine, this is the leftmost byte and contains the sign for a 2's-complement num-Table A-3. Regardless of access type or byte-numbering order (endianness), the address The access type field indicates the size of the data item to be loaded or stored as shown in

Table A-3. Access Type Specifications for Loads/Stores

byte (8 bits)	0	BYIE
halfword (16 bits)	_	ייאנרי אייטאני
inpie-byte (24 bits)	۰ ۸	HAIFWORD
ticle from (or one)	٠ د	TRIPLERYTE
word (32 bits)	ω	WORD
five bytes (40 bits)	4	CONTIBALE
six bytes (48 bits)	U	SEXTIBITE
seven bytes (56 bits)	တ	SEALBALE
doubleword (64 bits)	7	CENTINGENORD
Meaning	value	DOLIBI EMODO
		Minamonia
		Access fype

the access type and the three low order bits of the address, as shown in Chapter 3. The bytes within the addressed doubleword which are used can be determined directly from

Jump and Branch Instructions

a delay slot to be occupied itself by a jump or branch instruction; however, this error is not is always executed while the target instruction is being fetched from storage. It is not valid for detected, and the results of such an operation are undefined. That is, the instruction immediately following a jump or branch (i.e., occupying the delay slot) All jump and branch instructions are implemented with a delay of exactly one instruction.

lay slot are reexecuted. When the code is restarted, both the jump or branch instructions and the instruction in the dethe hardware sets the EPC register to point at the jump or branch instruction which precedes it. If an exception or interrupt prevents the completion of a legal instruction during a delay slot,

register 31 (the register in which the link is stored) may not be used as a source register. must be restartable. Therefore, when a jump or branch instruction stores a return link value, Because jump and branch instructions may be restarted after exceptions or interrupts, they

an address exception will occur when the jump target instruction is subsequently fetched. tion must use a register whose two low order bits are zero. If these low order bits are not zero, Since instructions must be word-aligned, a Jump Register or Jump and Link Register instruc-

Coprocessor Instructions

Coprocessor instructions may alter registers in either space. ters, may only have their contents transferred directly between the coprocessor and processor transferred between the coprocessor and processor. The second, coprocessor control regismay be directly loaded from memory and stored into memory, and their contents may be 2 register spaces, each with 32 32-bit registers. The first space, coprocessor general registers, execution units, which have separate register files from the CPU. R-Series coprocessors have The MIPS architecture provides four coprocessor units, or classes. Coprocessors are alternate

minor revision number in bits 3..0. number is a value of the form y. x where y is a major revision number in bits 7..4 and x is a byte (bits 15..8) is interpreted as a coprocessor unit implementation descriptor. The revision ter's low order byte (bits 7..0) is interpreted as a coprocessor unit revision number. The second Coprocessor General Register 15 for the processor/coprocessor revision register. The regisplementation And Revision register. However, the system control coprocessor (CP0) uses Normally, by convention, Coprocessor Control Register 0 is interpreted as a Coprocessor Im-

should be () when written). The contents of the high order halfword of the register are not defined (currently read as θ and

MIPS RISC Architecture

System Control Coprocessor (CP0) Instructions

There are some special limitations imposed on operations involving CP0 that is incorporated within the CPU. Although load and store instructions to transfer data to and from coprocessors and move control to/from coprocessor instructions are generally permitted by the MIPS architecture, CP0 is given a somewhat protected status since it has responsibility for exception handling and memory management. Therefore, the move to/from coprocessor instructions are the only valid mechanism for reading from and writing to the CP0 registers.

Several coprocessor operation instructions are defined for CP0 to directly read, write, and probe TLB entries and to modify the operating modes in preparation for returning to User mode or interrupt-enabled states.

ADD

| SPECIAL | rs | rt | rd | 0 | ADD | 000000 | 1000000

Format:

ADD rd,rs,n

Description:

The contents of general register rs and the contents of general register rt are added to form a 32-bit result. The result is placed into general register rd.

An overflow exception occurs if the two highest order carry-out bits differ (2)'s-complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

Operation:

T: GPR[rd] ←GPR[rs] + GPR[rl]

Exceptions:

Overflow exception

Add Immediate

Format:

ADDI n,rs,immediate

Description:

The 16-bit immediate is sign-extended and added to the contents of general register rs to form a 32-bit result. The result is placed into general register rt.

An overflow exception occurs if the two highest order carry-out bits differ (2's-complement overflow). The destination register rt is not modified when an integer overflow exception occurs.

Operation:

T: GPR [rt] ← GPR[rs] +(immediate₁₅)¹⁶ || immediate_{15.0}

Exceptions:

Overflow exception

Add Immediate Unsigned

ADDI

ADDIU rs rt immediate

Format:

ADDIU n,rs,immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *ts* to form a 32-bit result. The result is placed into general register *rt*. No integer overflow exception occurs under any circumstances.

The only difference between this instruction and the ADDI instruction is that ADDIU never causes an overflow exception.

Operation:

T: GPR [rt] ← GPR[rs] + (immediate₁₅)¹⁶ || immediate_{15.0}

Exceptions:

None.

ADDU

ADD Unsigned

The State of the State of the	SPECIAL 000000	
4 %	rs	
	д	
	ᇗ	
	00000	
	ADDU 100001	

Format:

ADDU rd,rs,rt

Description:

The contents of general register rs and the contents of general register rt are added to form a 32-bit result. The result is placed into general register rd.

No overflow exception occurs under any circumstances.

The only difference between this instruction and the ADD instruction is that ADDU never causes an overflow exception.

Operation:

T: GPR[rd] ← GPR[rs] + GPR[rt]

Exceptions:

None.

And

ANI

rd 000000 AND	n	SPECIAL rs
---------------	---	------------

Format:

AND rd,rs,rt

Description:

The contents of general register rs are combined with the contents of general register rt in a bit-wise logical AND operation. The result is placed into general register rt.

Operation:

Exceptions:

None.

MIPS RISC Architecture

And Immediate

	ANDI 001100	, j.,
	rs	
A 569	a	
	immediate	
	liate	

Format:

ANDI rt,rs,immediate

Description:

in a bit-wise logical AND operation. The result is placed into general register rt. The 16-bit immediate is zero-extended and combined with the contents of general register rs

Operation:

GPR[rt] ← 016 || (immediate and GPR[rs]₁s.o)

Exceptions:


None.

MIPS RISC Architecture

A-14

Branch On Equal

BEQ



Format:

BEQ rs,rt,offset

Description:

equal, then the program branches to the target address, with a delay of one instruction. general register rs and the contents of general register rt are compared. If the two registers are slot and the 16-bit offset, shifted left two bits and sign-extended to 32 bits. The contents of A branch target address is computed from the sum of the address of the instruction in the delay

Operation:

T+1: if condition then :: condition ← (GPR[rs] = GPR[rt]) target ← (offset₁₅)¹⁴ || offset || 0² PC ← PC + target

Exceptions:

None.

_	
2	
₹	
닭	
0	
2	
6	
چَ	
ual	

BNE

Format:

BNE rs,n,offset

Description:

slot and the 16-bit offset, shifted left two bits and sign-extended to 32 bits. The contents of not equal, then the program branches to the target address, with a delay of one instruction. general register rs and the contents of general register rt are compared. If the two registers are A branch target address is computed from the sum of the address of the instruction in the delay

Operation:

condition ← (GPR[rs] ≠ GPR[rt]) target ← (offset₁₅)¹⁴ || offset || 0²

T+1: if condition then

PC ← PC + target

Exceptions:

None.

Breakpoint

BREAK

Format:

BREAK

Description:

tion handler. A breakpoint trap occurs, immediately and unconditionally transferring control to the excep-

handler only by loading the contents of the memory word containing the instruction. The code field is available for use as software parameters, but is retrieved by the exception

Operation:

BreakpointException

Exceptions:

Breakpoint exception

A-37

 ∞

000010 target

Format:

J target

Description:

with a delay of one instruction. the address of the delay slot. The program unconditionally jumps to this calculated address The 26-bit target address is shifted left two bits and combined with the high order four bits of

Operation:

T: temp ← target
T+1: PC ← PC_{31.29} || temp || 0²

Exceptions:

None.

MIPS RISC Architecture

A-50

Jump And Link

Jump



Format:

JAL target

Description:

the link register, r31. with a delay of one instruction. The address of the instruction after the delay slot is placed in the address of the delay slot. The program unconditionally jumps to this calculated address The 26-bit target address is shifted left two bits and combined with the high order four bits of

Operation:

temp ← target GPR[31] ← PC + 8

T+1: PC ← PC 31.24 || temp || 0²

Exceptions:

None.

JALR

Jump And Link Register

SPECIAL rs 0 rd 0 JALR 000000 001001

Format:

JALR rs JALR rd, rs

Description:

The program unconditionally jumps to the address contained in general register rs, with a delay of one instruction. The address of the instruction after the delay slot is placed in general register rd. The default value of rd, if omitted in the assembly language instruction, is 31.

Register specifiers rs and rd may not be equal, because such an instruction does not have the same effect when reexecuted. However, an attempt to execute this instruction is not trapped, and the result of executing such an instruction is undefined.

Since instructions must be word-aligned, a Jump and Link Register instruction must specify a target register (rs) whose two low order bits are zero. If these low order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

Operation:

T: temp ← GPR [rs]
GPR[rd] ← PC + 8
T+1: PC ← temp

Exceptions:

None.

A-52

Appendix A

Format:

JR rs

Description:

lay of one instruction. This instruction is only valid when rd = 0. The program unconditionally jumps to the address contained in general register rs, with a de-

register (rs) whose two low order bits are zero. If these low order bits are not zero, an address Since instructions must be word-aligned, a Jump Register instruction must specify a target

Operation: exception will occur when the jump target instruction is subsequently fetched.

T+1: PC ← temp temp ← GPR[rs]

Exceptions:

None.

Load Byte



Format:

LB n,offset(base)

Description:

dress are sign-extended and loaded into general register rt. virtual address. The contents of the byte at the memory location specified by the effective ad-The 16-bit offset is sign-extended and added to the contents of general register base to form a

of the instruction immediately following this load instruction. In R2000/R3000 implementations, the contents of general register rt are undefined for time T

R2000/R3000 Operation:

T+1: GPR[rt] ← (mem7+8*pre)²⁴ || mem7+8*pre-8*pre :: GPR[rt] ← undefined byte ← vAddri...o xor BigEndianCPU² vAddr ← ((offset:s) ** || offset:s.o) + GPR[base] mem ← LoadMemory (uncached, BYTE, pAddr, vAddr, DATA) (pAddr, uncached) ← AddressTranslation (vAddr, DATA)

CPU Instruction Set Details

Load Byte (continued)

LB

R4000/R6000 Operation:

T: vAddr ← ((offset₁₀)*e || offset_{10.0}) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
pAddr ← pAddresæ-1.2 || (pAddr...o xor ReverseEndian²)
mem ← LoadMemory (uncached, BYTE, pAddr, vAddr, DATA)
byte ← vAddr...o xor BigEndianCPU²
GPR[r] ← (mem?.**byto)²* || mem?.**byto...byto...

Exceptions:

TLB refill exception
TLB invalid exception
Bus error exception
Address error exception

Load Byte Unsigned

Appendix A

LBU base n offset

Format:

LBU n,offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the byte at the memory location specified by the effective address are zero-extended and loaded into general register rt. In R2000/R3000 implementations, the contents of general register rt are undefined for time T of the instruction immediately following this load instruction.

R2000/R3000 Operation:

T: vAddr ← ((offset₁₈)¹6 || offset_{15.0}) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
mem ← LoadMemory (uncached, BYTE, pAddr, vAddr, DATA)
byte ← vAddr_{1.0} xor BigEndianCPU²
GPR[rt] ← undefined
T+1: GPR[rt] ← 0²⁴ || mem_{7-4.35y6-4.35y6}

R4000/R6000 Operation:

T: vAddr ← ((offset₁₅)* || offset_{15.0}) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
pAddr ← pAddr_{528.-1..2} || (pAddr_{1.0} xor ReverseEndian²)
mem ← LoadMemory (uncached, BYTE, pAddr, vAddr, DATA)
byte ← vAddr_{1.0} xor BigEndianCPU²
GPR[r] ← 0²* || mem_{7.6} tyre.5 tyre

Exceptions:

TLB refill exception TLB invalid exception

Bus error exception Address error exception

A-56

Appendix A

Load Halfword

100001 base Ħ offset

Format:

LH n,offset(base)

Description:

address are sign-extended and loaded into general register rt. virtual address. The contents of the halfword at the memory location specified by the effective The 16-bit offset is sign-extended and added to the contents of general register base to form a

If the least significant bit of the effective address is non-zero, an address error exception oc-

of the instruction immediately following this load instruction. In R2000/R3000 implementations, the contents of general register rt are undefined for time T

R2000/R3000 Operation:

- vAddr ← ((offset₁s)¹º [] offset₁s.o) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) GPR[rl] ← undefined byte ← vAddr_{1.0} xor (BigEndianCPU || 0) mem ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA)
- T+1: GPR[rt] ← (mem_{15-8°b/te})¹⁸ || mem_{15-8°b/te}.8°b/te

Load Halfword (continued)

R4000/R6000 Operation:

vAddr ← ((offset₁s)¹6 || offset₁s.o) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) byte ← vAddr_{1.0} xor (BigEndianCPU | 0) mem ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA) pAddr ← pAddrsize-1..2 || (pAddri.o xor (ReverseEndian || 0)) GPR[rt] ← (mem15-8°byle) 16 || mem15-8°byle.8°byle

Exceptions:

Address error exception TLB invalid exception TLB refill exception Bus error exception

A-60

Load Halfword Unsigned

DH

ž	100101 UHJ	<i>x</i>
	base	·5
	Ħ	
	offset	2

Format:

LHU n,offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the halfword at the memory location specified by the effective address are zero-extended and loaded into general register rt.

If the least significant bit of the effective address is non-zero, an address error exception occurs.

In R2000/R3000 implementations, the contents of general register rt are undefined for time T of the instruction immediately following this load instruction.

R2000/R3000 Operation:

- vAddr ← ((offset₁s)¹e || offset₁s.o) + GPR[base]
 (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
 mem ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA)
 byte ← vAddr₁.o xor (BigEndianCPU || 0)
 GPR[rt] ← undefined
- T+1: GPR[ri] ← 016 || memis-abye-abye

offset

offset

offset

offset

contents of general register base to form memory location specified by the effective register rt.

is non-zero, an address error exception occurrence are undefined for time a instruction.

el

Addr. DATA)

RD. pAddr. DATA)

THU

Load Halfword Unsigned (continued)

R4000/R6000 Operation:

vAddr ← ((offset₁₈)** || offset₁₈₋₀) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
pAddr ← pAddresc=-1-2 || (pAddr_{1.0} xor (ReverseEndian || 0))
mem ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr_{1.0} xor (BigEndianCPU || 0)
GPR[rt] ← 0** || mem:s-arxye-strye

Exceptions:

TLB refill exception
TLB invalid exception
Bus error exception
Address error exception

A-62

Appendix A

LUI rs rt immediate	LUI rs rt immediate				
UI rs rt	UI rs rt				7.
		immediate	π	Z	LUI 001111

Format:

LUI n,immediate

Description:

The 16-bit immediate is shifted left 16 bits and concatenated to 16 bits of zeros. The result is placed into general register rt.

Operation:

T: GPR[rl] ← immediate || 016

Exceptions:

None.

1 (3)

Load Word

	100011	
	base	
2	п	
	offset	S. Carlotte

Format:

LW rt,offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register rt.

If either of the two least significant bits of the effective address is non-zero, an address error exception occurs.

In R2000/R3000 implementations, the contents of general register rt are undefined for time T of the instruction immediately following this load instruction.

R2000/R3000 Operation:

T: vAddr ← ((offset₁s),¹6 || offset₁s,a) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) GPR[rt] ← undefined

T+1: GPR[rt] ← mem

A-65

MIPS RISC Architecture

LW

R4000/R6000 Operation:

GPR[rt] ← mem (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) vAddr ← ((offset₁s)¹⁰ || offset₁s_o) + GPR[base]

Exceptions:

Address error exception Bus error exception TLB invalid exception TLB refill exception

Appendix A

Load Word Left

ä	offset
	Ħ

Format:


LWL n,offset(base)

Description:

LWR loads the right portion of the register from the appropriate part of the low order word. LWL loads the left portion of the register from the appropriate part of the high-order word; four consecutive bytes from memory, when the bytes cross a boundary between two words. This instruction can be used in combination with the LWR instruction to load a register with

word in memory which contains the specified starting byte. From one to four bytes will be loaded, depending on the starting byte specified. base to form a virtual address which can specify an arbitrary byte. It reads bytes only from the The LWL instruction adds its sign-extended 16-bit offset to the contents of general register

reaches the low order byte of the word in memory. The least significant (right-most) byte(s) of ory and the low order byte of the register, loading bytes from memory into the register until it the register will not be changed. (left-most) byte of the register; then it proceeds toward the low order byte of the word in mem-Conceptually, it starts at the specified byte in memory and loads that byte into the high order



A-70

(continued) Load Word Left

LWL

following LWL (or LWR) instruction which also specifies register rt. is needed between an immediately preceding load instruction which specifies register rt and a The contents of general register rt are internally bypassed within the processor so that no NOP

No address exceptions due to alignment are possible.

of the instruction immediately following this load instruction. In R2000/R3000 implementations, the contents of general register rt are undefined for time T

R2000/R3000 Operation:

T+1: GPR[rt] ← mem7+8*bye.0 || GPR[rt]23-8*bye.0 mem ← LoadMemory (uncached, byte, pAddr, vAddr, DATA) if BigEndianMem = 0 then byte ← vAddr_{1.0} xor BigEndianCPU² vAddr ← ((offset₁s)¹6|| offset₁s.o) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr_{31...2}|| 0²

R4000/R6000 Operation:


mem ← LoadMemory (uncached, byte, pAddr, vAddr, DATA) GPR[rt] ← mem>+anye.o || GPR[rt]2>-anye.o if BigEndianMem = 0 then byte ← vAddr... xor BigEndianCPU² PAddr ← pAddresize-1.2 || (pAddr1.e xor ReverseEndian²) (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddresæ-1.2 || 02

vAddr ← ((offset₁₅)¹⁵ || offset₁₅.₀) + GPR[base]

LWL

Load Word Left (continued)

Given a word in a register and a word in memory, the operation of LWL is as follows:



3 2 - 0	VAddr _{2.3}
NOPT OPGG PHH	BigEndi Destination
ω N → O	Type
0000	LEM
0 ~ N W	et BEM
702 K 702 C 707 C 711 T	Bigi Destination
0 1 20 3	ndianCPI Type
0000	U = 1 Offs
ων→0	BEX

LEM BigEndianMem = 0

BEM BigEndianMem = 1

Type AccessType sent to memory

Offset pAddr2.0 sent to memory

Exceptions:

Address error exception Bus error exception TLB invalid exception TLB refill exception

A-72

Load Word Right

State of the state	LWR base	
	 	* * *
	offset	

Format:


LWR rt,offset(base)

Description:

LWL loads the left portion of the register from the appropriate part of the high order word. LWR loads the right portion of the register from the appropriate part of the low order word; four consecutive bytes from memory, when the bytes cross a boundary between two words. This instruction can be used in combination with the LWL instruction to load a register with

word in memory which contains the specified starting byte. From one to four bytes will be loaded, depending on the starting byte specified. base to form a virtual address which can specify an arbitrary byte. It reads bytes only from the The LWR instruction adds its sign-extended 16-bit offset to the contents of general register

byte(s) of the register will not be changed until it reaches the high order byte of the word in memory. The most significant (left-most) memory and the high order byte of the register, loading bytes from memory into the register (right-most) byte of the register, then it proceeds toward the high order byte of the word in Conceptually, it starts at the specified byte in memory and loads that byte into the low order



(continued) Load Word Right

LWR

following LWR (or LWL) instruction which also specifies register rt. is needed between an immediately preceding load instruction which specifies register rt and a The contents of general register rt are internally bypassed within the processor so that no NOP

No address exceptions due to alignment are possible.

of the instruction immediately following this load instruction. In R2000/R3000 implementations, the contents of general register rt are undefined for time T

R2000/R3000 Operation:


T+1: GPR[rl] ← GPR[rl]31...z-4"5/10 || mem31 8"5/10 if BigEndianMem = 1 then vAddr ← ((offset₁s)¹¹ || offset₁s.o) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, WORD-byte, pAddr, vAddr, DATA) byte ← vAddr.... xor BigEndianCPU² pAddr ← pAddr_{31.2}|| 0²

R4000/R6000 Operation:

if BigEndianMem = 1 then GPR[rt] ← GPR[rt]31.22-8-34- || mem31.8-34mem ← LoadMemory (uncached, WORD-byte, pAddr, vAddr, DATA) PAddr ← pAddresize - 1...2 || 02 byte ← vAddri... xor BigEndianCPU2 pAddr ← pAddresæ-1.2 || (pAddr_{1.9} xor ReverseEndian²) vAddr ← ((offset₁s)¹6|| offset₁s.a) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA)

MIPS RISC Architecture

Given a word in a register and a word in memory, the operation of LWR is as follows:



ω N - 0	yAddr
E E E E E E E E E E E E E E E E E E E	BigEndi Destination
0 - 2 &	anCPU ⊭ Type
32-0	LEM Off
0000	Offset LEM BEM
M m m m Z M T T O Z M G P O Z M	BigE Destination
3	ndlancpi Type
0 - 2 3	LEW Off
0000	Set

LEM BEM Type Offset BigEndianMem = 0 BigEndianMem = 1

pAddr2.0 sent to memory AccessType sent to memory

Exceptions:

TLB refill exception
TLB invalid exception Bus error exception Address error exception

	SPECIAL	35
	rs	•
	π	
i.	Z.	
1. 8	00000	
Sa Walion	NOR 100111	

Format:

NOR rd,rs,rt

Description:

The contents of general register rs are combined with the contents of general register rt in a bit-wise logical NOR operation. The result is placed into general register rd.

Operation:

:: GPR[rd] ← GPR[rs] nor GPR[rt]

Exceptions:

None.

ç

	SPECIAL rs rt	The state of the s
*	rd 0	× (3)
	OR 1 0 0 1 0 1	. Q

Format:

OR rd,rs,rt

Description:

The contents of general register rs are combined with the contents of general register rt in a bit-wise logical OR operation. The result is placed into general register rd.

Operation:

GPR[rd] GPR[rs] or GPR[rt]

Exceptions:

None.

MIPS RISC Architecture

20

Or Immediate

Format:

ORI rt,rs,immediate

Description:

in a bit-wise logical OR operation. The result is placed into general register rt. The 16-bit immediate is zero-extended and combined with the contents of general register rs

Operation:

:: GPR[rt] ← GPR[rs]31.16 || (immediate or GPR[rs]15.0)

Exceptions:

None.

Appendix A

SB

Store Byte



Format:

SB rt,offset(base)

Description:

virtual address. The least significant byte of register rt is stored at the effective address. The 16-bit offset is sign-extended and added to the contents of general register base to form a

Operation:

byte ← vAddr..o xor BigEndianCPU² data ← GPR[rl]э₁-4™,..o || 0^{8™} StoreMemory (uncached, BYTE, data, pAddr, vAddr, DATA) vAddr ← ((offsetis)16 || offsetis.o) + GPR[base] pAddr ← pAddresiz - 1...2 || (pAddri... xor ReverseEndian²) (pAddr, uncached) ← AddressTranslation (vAddr, DATA)

Exceptions:

TLB invalid exception TLB refill exception Address error exception Bus error exception TLB modification exception

Store Halfword

H

base n offset	101001 H
---------------	-------------

Format:

SH rt,offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of general register base to form a 32-bit unsigned effective address. The least significant halfword of register rt is stored at the effective address. If the least significant bit of the effective address is non-zero, an address error exception occurs.

Operation:

T: vAddr ← ((offset:s)* || offset:s,s) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
pAddr ← pAddressE-1.2 || (pAddr., xor (ReverseEndian²|| 0))
byte ← vAddr., xor (BigEndianCPU || 0)
data ← GPR[rlp-4*y-n.0 || 0**yStoreMemory (uncached, HALFWORD, data, pAddr, vAddr, DATA)

Exceptions:

TLB refill exception
TLB invalid exception
TLB modification exception
Bus error exception
Address error exception

SLL

Shift Left Logical

Š		
	SPECIAL	
	ΓS	
	Ħ	
j j	2.	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	sa	
C.	SLL	
		**

Format:

SLL rd,n,sa

Description:

The contents of general register r1 are shifted left by sa bits, inserting zeros into the low order bits. The 32-bit result is placed in register r4.

Operation:

Exceptions:

None.

Shift Left Logical Variable

LLV

SPECIAL rs n rd 0 SLLV 000000 000100

Format:

SLLV rd,rt,rs

Description:

The contents of general register rt are shifted left by the number of bits specified by the low order five bits contained as contents of general register rs, inserting zeros into the low order bits. The result is placed in register rd.

Operation:

T: s ← GP[rs], ₀ GPR[rd]← GPR[rt]_{01→1, ∞} || 0*

Exceptions:

None.

Set On Less Than

	SPECIAL 000000	
	8 6 6	
1	<u> </u>	
3.4		
85	-	3,7
		2.7
	-	
1	ં	
		100
		4.77
4	7	į.
		120
12.	7	
		090
		200
	0	
	0	
	00000	
	0	1.3
		1
9.	-	S. 1
52	152	
	SLT	
4	SLT 101010	3.
		1
4.7		

Format:

SLT rd,rs,rt

Description:

The contents of general register rt are subtracted from the contents of general register rs. Considering both quantities as signed 32-bit integers, if the contents of general register rs are less than the contents of general register rt, the result is set to one, otherwise the result is set to zero. The result is placed into general register rd.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

T: if GPR[rs] < GPR[rt] then
GPR[rd] ← 0³¹ || 1
else
GPR[rd] ← 0³²

Exceptions:

None.

MIPS RISC Architecture

A-100

Set On Less Than Immediate

SLT



Format:

SLTI rt,rs,immediate

Description:

The 16-bit immediate is sign-extended and subtracted from the contents of general register rs. Considering both quantities as signed integers, if rs is less than the sign-extended immediate, the result is set to one, otherwise the result is set to zero. The result is placed into general register rs.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

T: if GPR[rs] < (immediate₁₅)¹6|| immediate_{15.0} then
GPR[rt] ← 0³¹ || 1
else
GPR[rt] ← 0[∞]
endif

Exceptions:

None.

SLTIU

Set On Less Than Immediate Unsigned

immediate	TS TI
-----------	-------

Format:

SLTIU rt,rs,immediate

Description:

The 16-bit immediate is sign-extended and subtracted from the contents of general register rs. Considering both quantities as unsigned integers, if rs is less than the sign-extended immediate, the result is set to one, otherwise the result is set to zero. The result is placed into general register rt.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

T: if (0 || GPR[rs]) < 0 || ((immediate₁s)¹⁵ || immediate₁s.o) then
GPR[r] ← 0³¹ || 1
else
GPR[r] ← 0∞²

Exceptions:

None.

Set On Less Than Unsigned

SLTI

s n rd	s rt rd 00000
rd	
	00000

Format:

SLTU rd,rs,rı

Description:

The contents of general register rt are subtracted from the contents of general register rs. Considering both quantities as unsigned integers, if the contents of general register rs are less than the contents of general register rt, the result is set to one, otherwise the result is set to zero. The result is placed into general register rd.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

Exceptions:

None.

Shift Right Arithmetic

	-	
	SPECIAL	
	00000	
	π	
	rd	
: G	sa	Ÿ
Ç.	SRA 000011	

Format:

SRA rd,rt,sa

Description:

The contents of general register rt are shifted right by sa bits, sign-extending the high order bits. The 32-bit result is placed in register rd.

Operation:

∄ GPR[rd] ← (GPR[rl]»)™ || GPR[rl] эт..м

Exceptions:

None.

Shift Right Arithmetic Variable

SRAV

	SP 00	100
	SPECIAL	
	rs	12.65
	: 	
	Ħ	100
	rd	***
\$1.5 \delta \del	00000	~
	SRAV	

Format:

SRAV rd,n,rs

Description:

register rd. The contents of general register rt are shifted right by the number of bits specified by the low order five bits of general register rs, sign-extending the high order bits. The result is placed in

Operation:

 $s \leftarrow GPR[rs]_{l=0}$ $GPR[rd] \leftarrow (GPR[rt]_{31})^{s} || GPR[rt]_{31.s}$

Exceptions:

None.

MIPS RISC Architecture

CDI

Shift Right Logical

100 200	SPEC 0000	4.
	SPECIAL 000000	
	rs	. (3
30	π	_
	rd.	
	sa	
	SRL	
X.		

Format:

SRL rd,rt,sa

Description:

The contents of general register rt are shifted right by sa bits, inserting zeros into the high order bits. The result is placed in register rd.

Operation:


T: GPR[rd] ← 0 ** || GPR[rt]31....

Exceptions:

None.

Shift Right Logical Variable

SRL



Format:

SRLV rd,n,rs

Description:

The contents of general register rt are shifted right by the number of bits specified by the low order five bits of general register rs, inserting zeros into the high order bits. The 32-bit result is placed in register rd.

Operation:

T: $s \leftarrow GP[rs]_{k,0}$ $GPR[rd] \leftarrow 0^{*} \parallel_{*}GPR[ri]_{h_{*},*}$

Exceptions:

None.

MIPS RISC Architecture

A-108

	200	¥2
	QS FS	. *
,	SPECIA 000000	; . _.
ें) 	4
	J\L	
	S	
		1,
	_	
	4	
		·
*	Z.	
	00	
*	00000	
	0	
	0.50	
€,	SUB 100010	
	10 B	
		ξ,

Format:

SUB rd,rs,rt

Description:

form a result. The result is placed into general register rd. The contents of general register rt are subtracted from the contents of general register rs to

traps on overflow. The only difference between this instruction and the SUBU instruction is that SUBU never

ception occurs. plement overflow). The destination register rd is not modified when an integer overflow ex-An integer overflow exception takes place if the carries out of bits 30 and 31 differ (2's-com-

Operation:

∺ GPR[rd] ← GPR[rs] – GPR[rt]

Exceptions:

Integer overflow exception

MIPS RISC Architecture

Subtract Unsigned

Subtract

1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	SPECIAL	3.
\$2.048 T	rs	13.
1. 1. 2. C . 1.	п	÷
S 33 28	rd	3.0
18. S.	00000	
	SUBU	(45)
		1;

Format:

SUBU rd,rs,n

Description:

The contents of general register rt are subtracted from the contents of general register rs to form a result. The result is placed into general register rd.

on overflow. No integer overflow exception occurs under any circumstances. The only difference between this instruction and the SUB instruction is that SUBU never traps

Operation:

∴ GPR[rd] ← GPR[rs] - GPR[rt]

Exceptions:

None.

Store Word

offset	=	base	101011

Format:

SW n,offset(base)

Description:

by the effective address. virtual address. The contents of general register r1 are stored at the memory location specified The 16-bit offset is sign-extended and added to the contents of general register base to form a

exception occurs. If either of the two least significant bits of the effective address are non-zero, an address error

Operation:

... StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA) data ← GPR[rt] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) vAddr ← ((offset₁s)¹6 || offset₁s_o) + GPR[base]

Exceptions:

Bus error exception TLB modification exception TLB invalid exception Address error exception TLB refill exception

SWL

Store Word Left



Format:

SWL n,offset(base)


Description:

memory; SWR stores the right portion of the register into the appropriate part of the low order SWL stores the left portion of the register into the appropriate part of the high order word of four consecutive bytes of memory, when the bytes cross a boundary between two words. This instruction can be used with the SWR instruction to store the contents of a register into

starting byte specified. memory which contains that byte. From one to four bytes will be stored, depending on the base to form a virtual address which may specify an arbitrary byte. It alters only the word in The SWL instruction adds its sign-extended 16-bit offset to the contents of general register

order byte of the word in memory. byte of the word in memory, copying bytes from register to memory until it reaches the low byte in memory; then it proceeds toward the low order byte of the register and the low order Conceptually, it starts at the most significant byte of the register and copies it to the specified

No address exceptions due to alignment are possible.




(continued) Store Word Left

SWL

Operation:

:: data ← 0²⁴⁻⁴⁷⁶ || GPR[rl]st.34-4796 StoreMemory (uncached, byte, data, pAddr, vAddr, DATA) If BigEndianMem = 0 then byte ← vAddri... xor BigEndianCPU² vAddr ← ((offset₁s)¹º || offset ₁s.o) + GPR[base] pAddr ← pAddress - 1... | (pAddr... xor ReverseEndian*) (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddresæ-1_2|| 0²

Given a word in a register and a word in memory, the operation of SWL is as follows:



	3
$\omega N \rightarrow 0$	
	<u> </u>
	7
m K K K	
Ommo	1200
I O T M	3
	- m
	9
	I I
	Z 2
$\omega N \rightarrow 0$	12 5
0000	
	20
0 4 13 63	四 ² 1
υ – Ν ω	
≼ ≰ ≰ m	
ZZMT	9
	15
Ommo	3
	8
$\mathbf{m} = \mathbf{m} \mathbf{n} \mathbf{n}$	
	<u>F</u>
	<u> </u>
0 - N W	3 5
	12 2
	17 14
	——————————————————————————————————————
0000	
	Z Q
,	
32 → 0	

LEM BEM BigEndianMem = 0

BigEndianMem = 1

Type AccessType sent to memory

Offset pAddr_{2.0} sent to memory

Exceptions:

Bus error exception TLB refill exception TLB invalid exception Address error exception

TLB modification exception

Store Word Right

Section of the sectio	SWR base rt c	
Same and the same of the same of the same of	offset	

Format:

SWR n,offset(base)


Description:

SWL stores the left portion of the register into the appropriate part of the low order word of SWR stores the right portion of the register into the appropriate part of the low order word: four consecutive bytes of memory, when the bytes cross a boundary between two words This instruction can be used with the SWL instruction to store the contents of a register into

starting byte specified. memory which contains that byte. From one to four bytes will be stored, depending on the base to form a virtual address which may specify an arbitrary byte. It alters only the word in The SWR instruction adds its sign-extended 16-bit offset to the contents of general register

reaches the high order byte of the word in memory. the high order byte of the word in memory, copying bytes from register to memory until it the specified byte in memory; then it proceeds toward the high order byte of the register and Conceptually, it starts at the least significant (rightmost) byte of the register and copies it to

No address exceptions due to alignment are possible



MIPS RISC Architecture

Store Word Right (continued)

Operation:

T: vAddr ← ((offset₁s)¹s || offset ₁s.a) + GPR[base]

(pAddr, uncached) ← AddressTranslation (vAddr, DATA)

pAddr ← pAddr₁sas - 1... || (pAddr₁.a, xor ReverseEndlan²)

byte ← vAddr₁.a, xor BigEndlanCPU²

If BigEndlanMem = 1 then

pAddr ← pAddresas - 1... || 0²

endif

data ← GPR[r]ɜn...ъyω... || 0²

StoreMemory (uncached, WORD-byte, data, pAddr, vAddr, DATA)

Given a word in a register and a word in memory, the operation of SWR is as follows:

1000000	26000	15000	
100 00 00000		1000	wfn.
56 Sec. 16 May 20	distribution	 499,65 	. .
100000000000000000000000000000000000000	1.29		
	3.300		

A 600000 Y	an arms.	A 10 9000	
10,000,000,000,000	5.000	· 0000	
The state of the s	200		
Control of the Control		. 26.5	
A 79,3394	V-7	25.00	
100000000000	100	45230	C 104
50 S C C C C C C C C C C C C C C C C C C			8.000
200000 00000000000000000000000000000000		S. 172.72	5.00 CM (CO.)
1,200,000,000		100000	
100000000000000000000000000000000000000	200		200.020
100000000000000000000000000000000000000			00000000
1900 DE 1900 D		S. 1988	2000000
1.20		5 77 99 3	0.505000000
A00000 00000	2.88		2000 B.
A 200 C 200 C 200 C 200 C	500000	-11	4.555.55
N. 1999 1998 1998			34 6383 000
- 30000000 A		· (D) :	CONTRACTOR OF
200000000000000000000000000000000000000			5334555655
192000000000000000000000000000000000000	0.000	H 2000	4. 1200 Million
N 18 18 18 18 18 18 18 18 18 18 18 18 18		- 223	3.78886 ·
	(2000)	ಿತವಾಗಿ	20000000000000000000000000000000000000
1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	900 S.	- 147 S.	2.00
100 March 1980			. 100000000
100 St. 100 St	2007/03/	2.33	. 35345
1977333333		ယ 83	S. 200 S. A.
100000000000000000000000000000000000000	CONTRACTOR OF	-	\$300 (March
7.227.50		4.	200
40.7%, 75.			B 44 45 8
1700000000	200		A CONTRACTOR
- Mark 200			100
1.000000	1.57	_	1. 55 Sec. 1
V 330000	255	m	500000000000000000000000000000000000000
. 2025/2023	1.0		1000
176,200,000,000	1000		4000000
5000000000 B	100		10000000
0.00000000	200	_	40000000
P01903000			
	227.7		1000000
~~~	. 800	_	
- I		~	
Z		TI	
Z		TI	
Z		71	
Z		וד	
N		TI C	
N		F C	
N O		F G	
0		F G	
0		٦ ص	
N O		F G	
N 0		FI G	
NO		F G	
N O L			
NOF			
N O P		F G H	
N O P			
N O P			
N O P			
NOP			
NOP			
NOP			
N O P			
N O P			
N O P			
NOP			
NOP			
N O P			
N O P			
N O P			
N O P			
NOP			
N O P			
N O P			
NOP			
N O P			
N O P			

ω N - 0	vAddrza
# # # # # # # # # # # # # # # # # # #	BigEndi Destination
0 - 2 3	anCPU =
ων - ο	LEM Offs
0000	BEM
E F G H O P P P P P P P P P P P P P P P P P P	BigE Destination
0 1 2 3	ndlanCPI Type
0 - N 3	LEM LEM
0000	BEM

LEM BigEndianMem = 0

BEM BigEndianMem = 1

Type AccessType sent to memory

Offset pAddra sent to memory

Exceptions:

TLB refill exception TLB invalid exception

Bus error exception Address error exception

TLB modification exception

**Exclusive Or** 

X0]

XOR	0000	Z.	Ħ	Z	OOOOOO

Format:

XOR rd,rs,rt

Description:

The contents of general register rs are combined with the contents of general register rt in a bit-wise logical exclusive OR operation. The result is placed into general register rd.

Operation:

T:  $GPR[rd] \leftarrow GPR[rs] xor GPR[rt]$ 

**Exceptions:** 

None.

A-138

**Exclusive Or Immediate** 

XORI IS IT	immediate
------------	-----------

Format:

XORI rt,rs,immediate

Description:

in a bit-wise logical exclusive-OR operation. The result is placed into general register rt. The 16-bit immediate is zero-extended and combined with the contents of general register rs

Operation:

:: GPR[rt] ← GPR[rs] xor (0 16 || immediate)

Exceptions:

None.

# **CPU Instruction Opcode Bit Encoding**

The remainder of this Appendix presents the opcode bit encoding for the CPU instruction set (ISA and extensions), as implemented by the R2000/3000 (Figure A-1), R4000 (Figure A-2), and R6000 (Figure A-3).

2019	2524	2019 0 1 2 3	ى ن.ن د د د د د د د د د د د د د د د د د د	3129 1 1 2 3 3 7
1816 0 BCF	2321 0 MF BC	1816 0 81.77 7 81.77AL	SILL JR MFIII MULT ADD **	SPECIAL ADDI COPO SPECIAL ADDI COPO SPECIAL ADDI COPO SB
7 7 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7-	BGFZ.  Y  BGFZAL  Y	*  JALR MTHI MULTU ADDU *  *	REGIMM ADDIU COPI WILLIAM SII SWCI SWCI
~ ~ ~ ~ ~ ~	CCF.		SRL SRL SRL SUB SUT	
7 7 7 CO	C01	REGIMM rt	SRA  SRA  MILO  DIVU  SUBU  SUBU  **	OF SWC3
COPz rt  7  7  7	COPzrs  MT  MT  CO	Y Y Y T	SYSCALL  SYSCALL  SILV	Opcode  JAL BEQ SLTIU ANDI J COPS *  LW LBU SW * 1.WC3 * SWC3 * SPECIAL function
4444	775	~~~~	BREAK *	
~ ~ ~ ~ ~	λ 	<b>4 4 4 6</b>	* * * * * * * * * * * * * * * * * * *	BLEZ XORU ** SWR **
~ ~ ~ ~	7	~ ~ ~ ~ ~	SRAV * * * * * * * * * * * * * * * * * * *	# # # # # # # # # # # # # # # # # # #
			<u> </u>	

Figure A-1. R2000/R3000 Opcode Bit Encoding

Figure A-2. R4000 Opcode Bit Encoding (cont.)

Key:

- * Operation codes marked with an asterisk cause reserved instruction exceptions in all current implementations and are reserved for future versions of the architecture.
- Operation codes marked with an alpha cause reserved instruction exceptions in R2000/R3000 implementations, and are valid for R4000 implementations.
- β Operation codes marked with a beta are not valid for R2000/R3000 implementations, and are valid for R4000/R6000 implementations. R2000/R3000 implementations do not take a reserved instruction exception on these opcodes.
- Y Operation codes marked with a gamma are not valid for R2000/R3000 implementations, and for R4000 implementations cause a reserved instruction exception. They are reserved for future versions of the architecture.
- δ Operation codes marked with a delta are valid only for R4000 processors with CP0 enabled, and cause a reserved instruction exception on other processors.
- Operation codes marked with an epsilon are valid only for R2000, R3000 and R4000 processors (processors with an on-chip associative TLB), and are not valid on the R6000.
- Operation codes marked with a phi are invalid but do not cause reserved instruction exceptions in R4000 implementations.
- E Operation codes marked with a xi are valid on the R2000, R3000 and R6000, but are not valid and cause a reserved instruction exception on R4000 processors.
- χ Operation codes marked with a chi are valid only on R4000 processors and cause a reserved instruction exception on the R2000, R3000 and R6000.




Figure A-3. R6000 Opcode Bit Encoding