Lecture 9 Directory Based Multiprocessors

Slides were used during lectures by David Patterson, Berkeley, spring 2006

Review

- Caches contain all information on state of cached memory blocks
- Snooping cache over shared medium for smaller MP by invalidating other cached copies on write
- Sharing cached data ⇒ Coherence (values returned by a read), Consistency (when a written value will be returned by a read)

Outline

- Review
- · Directory-based protocols and examples
- Synchronization
- Consistency
- Cross Cutting Issues
- · Fallacies and Pitfalls
- Cautionary Tale
- Sun T1 ("Niagara") Multiprocessor
- Microprocessor Comparison
- Conclusion

information

Bus-based Coherence

- All of (a), (b), (c) done through broadcast on bus – faulting processor sends out a "search"
 - others respond to the search probe and take necessary action
- Could do it in scalable network too
 broadcast to all processors, and let them respond
- Conceptually simple, but broadcast doesn't scale with p
- on bus, bus bandwidth doesn't scale
- on scalable network, every fault leads to at least p network transactions
- Scalable coherence:
 - can have same cache states and state transition diagram
 different mechanisms to manage protocol

Scalable Approach: Directories

- Every memory block has associated directory information
 - keeps track of copies of cached blocks and their states
 - on a miss, find directory entry, look it up, and communicate only with the nodes that have copies if necessary
 - in scalable networks, communication with directory and copies is through network transactions
- Many alternatives for organizing directory



Directory Protocol

- Similar to Snoopy Protocol: Three states
 - Shared: ≥ 1 processors have data, memory up-to-date
 - Uncached (no processor has it; not valid in any cache)
 - Exclusive: 1 processor (owner) has data; memory out-of-date
- · In addition to cache state, must track which processors have data when in the shared state (usually bit vector, 1 if processor has copy)
- · Keep it simple(r):
 - Writes to non-exclusive data ⇒ write miss
 - Processor blocks until access completes
 - Assume messages received and acted upon in order sent

Directory Protocol

- No bus and don't want to broadcast: - interconnect no longer single arbitration point - all messages have explicit responses
- · Terms: typically 3 processors involved
 - Local node where a request originates Home node where the memory location of an address resides

 - Remote node has a copy of a cache block, whether exclusive or shared
- · Example messages on next slide: P = processor number, A = address

Direct	ory Protoco	ol Messages	(Fig 4.22)
Message type	Source	Destination	Msg Content
Read miss	Local cache	Home directory	P, A
 Processor make P a rest 	P reads data at addı ead sharer and requ	ress A; est data	
Write miss	Local cache	Home directory	Ρ, Α
 Processor make P the 	P has a write miss a exclusive owner an	t address A; d request data	
Invalidate	Home directory	Remote caches	Α
 Invalidate a 	a shared copy at add	iress A	
Fetch	Home directory	Remote cache	Α
 Fetch the b change the 	olock at address A a state of A in the rei	nd send it to its home note cache to shared	directory;
Fetch/Invalidate	Home directory	Remote cache	Α
 Fetch the b invalidate 	block at address A a the block in the cach	nd send it to its home ne	directory;
Data value reply	Home directory	Local cache	Data
– Return a d	ata value from the he	ome memory (read mi	ss response)
Data write back	Remote cache	Home directory	A, Data
– Write back	a data value for ado	lress A (invalidate res	ponse)

State Transition Diagram for One Cache Block in Directory Based System

- States identical to snoopy case; transactions very similar
- Transitions caused by read misses, write misses, invalidates, data fetch requests
- Generates read miss & write miss message to home directory
- Write misses that were broadcast on the bus for snooping \Rightarrow explicit invalidate & data fetch requests
- Note: on a write, a cache block is bigger, so need to read the full cache block









Exclusive.

Example

Example Directory Protocol

 Block is Exclusive: current value of the block is held in the cache of the processor identified by the set Sharers (the owner) ⇒ three possible directory requests:

 Read miss: owner processor sent data fetch message, causing state of block in owner's cache to transition to Shared and causes owner to send data to directory, where it is written to memory & sent back to requesting processor.

Identity of requesting processor is added to set Sharers, which still contains the identity of the processor that was the owner (since it still has a readable copy). State is shared.

- Data write-back: owner processor is replacing the block and hence must write it back, making memory copy up-to-date (the home directory essentially becomes the owner), the block is now Uncached, and the Sharer set is empty.
- Write miss: block has a new owner. A message is sent to old owner causing the cache to send the value of the block to the directory from which it is sent to the requesting processor, which becomes the new owner. Sharers is set to identity of new owner, and state of block is made Exclusive.

	PI			P2			Dus				Direc	JOIY		метс
step	State	Addr	Value	State	Addi	Value	Actior	Proc	Addr	Value	Addr	State	{Procs	Value
P1: Write 10 to A1	_													
Di Di Ili														
P1: Read A1						_								
P2: Read A1	-													
						_								
	_													
P2: Write 20 to A1	_													
P2: Write 40 to A2														

	Pro	cess	sor 1	Pro	oces	ssor	2 li	nter	coni	nect	Di	irect	ory	Mem
	P1			P2			Bus				Direc	tory		Memo
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs	Value
P1: Write 10 to A1							WrMs	P1	A1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	Excl.	<u>A1</u>	10				DaRp	P1	A1	0				
P1: Read A1	-	<u> </u>			<u> </u>				<u> </u>					-
P2: Read A1	-													
	-	<u> </u>	-	-	<u> </u>				-					-
P2: Write 20 to A1	-	-												
12.11110.2010711	-													-
P2: Write 40 to A2	-	-			-									

Processor 1 Processor 2 Interconnect I P1 P2 Bus Dir Dir step State Addr Value State Addr Value Addr Value Addr Dir Dir Yithi 10 to A1 With 10 to A1 With 10 to A1 Mithian 10 to A1	rconnect Directory Directory c. Addr Value Addr State (F	ry Mem
P1 P2 Bus Dir step State Addr Value State Addr Value Addr Addr Value Addr Addr Addr Value Addr	Directory c. Addr Value Addr State (F	Memo
step State Addr Value State Addr Value Value Value Value Value Value Value Value	c. Addr Value Addr State {	
P1: Write 10 to A1 <u>WrMs</u> P1 A1 A1		Procs) Value
	A1 <u>A1 Ex (</u>	(<u>P1)</u>
Excl. A1 10 DaRp P1 A1 0	A1 0	
P1: Read A1 Excl. A1 10		
P2: Read A1		
P2: Write 20 to A1		
P2: Write 40 to A2		





	Pro	cess	sor 1	Pro	oces	ssor	2 li	ntere	coni	nect	D	irect	ory	Mem
	P1			P2			Bus	<u> </u>			Direc	ctory		Mem
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	(Procs)	Value
P1: Write 10 to A1							WrMs	P1	A1		A1	Ex	{P1}	
	Excl.	<u>A1</u>	10				DaRp	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1				Shar.	A1		RdMs	P2	A1					
	Shar.	A1	10				Ftch	P1	A1	10	Al			10
				Shar.	A1	10	DaRp	P2	A1	10	A1	Shar.	P1,P2}	10
P2: Write 20 to A1				Excl.	A1	20	WrMs	P2	A1					10
	Inv.						Inval.	P1	A1		A1	Excl.	{P2}	10
P2: Write 40 to A2							WrMs	P2	A2		<u>A2</u>	Excl.	<u>{P2}</u>	0
							WrBk	P2	A1	20	A1	Unca.	0	20













A Popular Middle Ground

- · Two-level "hierarchy"
- Individual nodes are multiprocessors, connected non-hierarchically

 e.g. mesh of SMPs
- Coherence across nodes is directory-based
 directory keeps track of nodes, not individual processors
- Coherence within nodes is snooping or directory
 orthogonal, but needs a good interface of functionality
- SMP on a chip directory + snoop?

Synchronization

- Why Synchronize? Need to know when it is safe for different processes to use shared data
- · Issues for Synchronization:
 - Uninterruptable instruction to fetch and update memory (atomic operation);
 - User level synchronization operation using this primitive;
 - For large scale MPs, synchronization can be a bottleneck; techniques to reduce contention and latency of synchronization

Uninterruptable Instruction to Fetch and Update Memory

- Atomic exchange: interchange a value in a register for a value in memory
 - $0 \Rightarrow$ synchronization variable is free
 - $1 \Rightarrow$ synchronization variable is locked and unavailable
 - Set register to 1 & swap
 - New value in register determines success in getting lock
 0 if you succeeded in setting the lock (you were first)
 1 if other processor had already claimed access
 Key is that exchange operation is indivisible
- Test-and-set: tests a value and sets it if the value passes the test
- Fetch-and-increment: it returns the value of a memory location and atomically increments it
 - 0 ⇒ synchronization variable is free





Another MP Issue: Memory Consistency Models

- What is consistency? When must a processor see the new value? e.g., seems that P1: A = 0; B = 0P2:
 - A = 1; L1: if (B == 0) ... B = 1; if (A == 0) ... 12.
- Impossible for both if statements L1 & L2 to be true? - What if write invalidate is delayed & processor continues?
- · Memory consistency models:
- what are the rules for such cases? Sequential consistency: result of any execution is the same as if the accesses of each processor were kept in order and the accesses among different processors were interleaved ⇒ assignments before ifs above
 - SC: delay all memory accesses until all invalidates done

Memory Consistency Model

- · Schemes faster execution to sequential consistency
- Not an issue for most programs; they are synchronized A program is synchronized if all access to shared data are ordered by synchronization operations write (x)
 - release (s) {unlock}

 - acquire (s) {lock}
 - read(x)
- · Only those programs willing to be nondeterministic are not synchronized: "data race": outcome f(proc. speed)
- Several Relaxed Models for Memory Consistency since most programs are synchronized; characterized by their attitude towards: RAR, WAR, RAW, WAW to different addresses

Relaxed Consistency Models: The Basics

- Key idea: allow reads and writes to complete out of order, but to use synchronization operations to enforce ordering, so that a synchronized program behaves as if the processor were sequentially consistent
- Quentitally Consistent By relaxing orderings, may obtain performance advantages Also specifies range of legal compiler optimizations on shared data Unless synchronization points are clearly defined and programs are synchronized, compiler could not interchange read and write of 2 shared data items because might affect the semantics of the program 3 major sets of relaxed orderings:
- - Because retains ordering among writes, many programs that operate under sequential consistency operate under this model, without additional synchronization. Called processor consistency.
 - W ordering (all writes completed before next write)
- 3. R→W ordering, an wrise compression before next write) start and R→R orderings, a variety of models depending on ordering restrictions and how synchronization operations enforce ordering Many complexities in relaxed consistency models; defining precisely what it means for a write to complete; deciding when processors can see values that it has written

Mark Hill observation

- Instead, use speculation to hide latency from strict consistency model
 - If processor receives invalidation for memory reference before it is committed, processor uses speculation recovery to back out computation and restart with invalidated memory reference
- 1. Aggressive implementation of sequential consistency or processor consistency gains most of advantage of more relaxed models
- 2. Implementation adds little to implementation cost of speculative processor
- 3. Allows the programmer to reason using the simpler programming models

Cross Cutting Issues: Performance Measurement of Parallel Processors

- Performance: how well scale as increase Proc
- Speedup fixed as well as scaleup of problem
 - Assume benchmark of size n on p processors makes sense: how scale benchmark to run on m * p processors?
 Memory constrained scaling: keeping the amount of memory
 - <u>Memory-constrained scaling</u>: keeping the amount of memory used per processor constant
 <u>Time-constrained scaling</u>: keeping total execution time, assuming perfect speedup, constant
- Example: 1 hour on 10 P, time ~ O(n³), 100 P?
- <u>Time-constrained scaling</u>: 1 hour ⇒ $10^{1/3}$ n ⇒ 2.15n scale up
 - Memory-constrained scaling: 10n size ⇒ 10³/10 ⇒ 100X or 100 hours! 10X processors for 100X longer???
 - Need to know application well to scale: # iterations, error
 - tolerance

Fallacy: Amdahl's Law doesn't apply to parallel computers

- Since some part linear, can't go 100X?
- 1987 claim to break it, since 1000X speedup

 researchers scaled the benchmark to have a data set size
 that is 1000 times larger and compared the uniprocessor
 and parallel execution times of the scaled benchmark. For
 this particular algorithm the sequential portion of the
 program was constant independent of the size of the input,
 and the rest was fully parallel—hence, linear speedup with
 1000 processors
- · Usually sequential scale with data too

Fallacy: Linear speedups are needed to make multiprocessors cost-effective

- Mark Hill & David Wood 1995 study
- · Compare costs SGI uniprocessor and MP
- Uniprocessor = \$38,400 + \$100 * MB
- MP = \$81,600 + \$20,000 * P + \$100 * MB
- 1 GB, uni = \$138k v. mp = \$181k + \$20k * P
- What speedup for better MP cost performance?
- 8 proc = \$341k; \$341k/138k ⇒ 2.5X
- 16 proc ⇒ need only 3.6X, or 25% linear speedup
- · Even if need some more memory for MP, not linear

Fallacy: Scalability is almost free

- "build scalability into a multiprocessor and then simply offer the multiprocessor at any point on the scale from a small number of processors to a large number"
- Cray T3E scales to 2048 CPUs vs. 4 CPU Alpha

 At 128 CPUs, it delivers a peak bisection BW of 38.4 GB/s, or 300 MB/s per CPU (uses Alpha microprocessor)
 - Compaq Alphaserver ES40 up to 4 CPUs and has 5.6 GB/s of interconnect BW, or 1400 MB/s per CPU
- Build apps that scale requires significantly more attention to load balance, locality, potential contention, and serial (or partly parallel) portions of program. 10X is very hard

Pitfall: Not developing SW to take advantage (or optimize for) multiprocessor architecture

- SGI OS protects the page table data structure with a single lock, assuming that page allocation is infrequent
- Suppose a program uses a large number of pages that are initialized at start-up
- Program parallelized so that multiple processes allocate the pages
- But page allocation requires lock of page table data structure, so even an OS kernel that allows multiple threads will be serialized at initialization (even if separate processes)

Answers to 1995 Questions about Parallelism

- In the 1995 edition of this text, we concluded the chapter with a discussion of two then current controversial issues.
- 1. What architecture would very large scale, microprocessor-based multiprocessors use?
- 2. What was the role for multiprocessing in the future of microprocessor architecture?
- Answer 1. Large scale multiprocessors did not become a major and growing market ⇒ clusters of single microprocessors or moderate SMPs
- Answer 2. Astonishingly clear. For at least for the next 5 years, future MPU performance comes from the exploitation of TLP through multicore processors vs. exploiting more ILP

Cautionary Tale

- Key to success of birth and development of ILP in 1980s and 1990s was software in the form of optimizing compilers that could exploit ILP
- Similarly, successful exploitation of TLP will depend as much on the development of suitable software systems as it will on the contributions of computer architects
- Given the slow progress on parallel software in the past 30+ years, it is likely that exploiting TLP broadly will remain challenging for years to come









1.2 GHz at ≈72W typical, 79W peak power consumption

8

Write through

allocate LD

no-allocate ST





own of	Perfo	rmance	
Per Thread CPI	Per core CPI	Effective CPI for 8 cores	Effective IPC for 8 cores
7.20	1.80	0.23	4.4
5.60	1.40	0.18	5.7
6.60	1.65	0.21	4.8
	Per Thread CPI 7.20 5.60 6.60	Per Thread CPI 7.20 5.60 1.40 6.60 1.65	Per Thread CPIPer core CPIEffective CPI for 8 cores7.201.800.235.601.400.186.601.650.21



Performance: E	Benchr	narks + Sun	Marketing
Benchmark\Architecture	Sun Fire	IBM p5-550 with 2	Dell PowerEdge
SPECjbb2005 (Java server software) business operations/ sec	63,378	61,789	24,208 (SC1425 with dual singl core Xeon)
SPECweb2005 (Web server performance)	14,001	7,881	4,850 (2850 with two dual-cor Xeon processors)
NotesBench (Lotus Notes performance)	16,061	14,740	
SPECjapoServer 2004 Dual Node			
	Sun Fire T2000	HP rx4640	
Coore (Btl)			

	Sun Fire T2000	HP rx4640	
Space (RU)	2	4	
Watts	320	1,303	
Performance (SPECjapp JOPs)	615	471	
Performance / Watt	1.922	0.361	Space Watts and Performance
SWaP	0.96	0.09	Space, watts, and Ferrormance



Processor	SUN T1	Opteron	Pentium D	IBM Power 5
Cores	8	2	2	2
Instruction issues / clock / core	1	3	3	4
Peak instr. issues	8	6	6	8
Multithreading	Fine- grained	No	SMT	SMT
L1 I/D in KB per core	16/8	64/64	12K uops/16	64/32
L2 per core/shared	3 MB shared	1MB / core	1MB/ core	1.9 MB shared
Clock rate (GHz)	1.2	2.4	3.2	1.9
Transistor count (M)	300	233	230	276
Die size (mm ²)	379	199	206	389
Power (W)	79	110	130	125





Niagara 2

- Improve performance by increasing threads supported per chip from 32 to 64
 - 8 cores * 8 threads per core
- Floating-point unit for each core, not for each chip
- Hardware support for encryption standards EAS, 3DES, and elliptical-curve cryptography
- Niagara 2 will add a number of 8x PCI Express interfaces directly into the chip in addition to integrated 10Gigabit Ethernet XAU interfaces and Gigabit Ethernet ports.
- Integrated memory controllers will shift support from DDR2 to FB-DIMMs and double the maximum amount of system memory.
 Kevin

Kevin Krewell "Sun's Niagara Begins CMT Flood -The Sun UltraSPARC T1 Processor Released" *Microprocessor Report*, January 3, 2006

And in Conclusion ...

- Caches contain all information on state of cached memory blocks
- Snooping cache over shared medium for smaller MP by invalidating other cached copies on write
- Sharing cached data ⇒ Coherence (values returned by a read), Consistency (when a written value will be returned by a read)
- Snooping and Directory Protocols similar; bus makes snooping easier because of broadcast (snooping ⇒ uniform memory access)
- Directory has extra data structure to keep track of state of all cache blocks
- Distributing directory ⇒ scalable shared address multiprocessor ⇒ Cache coherent, Non uniform memory access

Reading

- This lecture:
 - chapter 4: 4.4-4.10 rest of Multiprocessors and TLP
- Next lecture: – chapter 5: Memory Hierarchy Design