Lecture 4 –

Instruction Level Parallelism

Slides were used during lectures by David Patterson, Berkeley, spring 2006

Outline

• **ILP**

- **Compiler techniques to increase ILP**
- **Loop Unrolling**
- **Static Branch Prediction**
- **Dynamic Branch Prediction**
- **Overcoming Data Hazards with Dynamic Scheduling**
- **Tomasulo Algorithm**
- **Conclusion**

Recall from Pipelining

Pipeline CPI = Ideal pipeline CPI + Structural Stalls + Data Hazard Stalls + Control Stalls

- **Ideal pipeline CPI: measure of the maximum performance attainable by the implementation**
- **Structural hazards: HW cannot support this**
- **combination of instructions**
- **Data hazards: instruction depends on result of prior instruction still in the pipeline**
- **Control hazards: caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps)**

Instruction Level Parallelism

Instruction-Level Parallelism (ILP): overlap the execution of instructions to improve performance

Two approaches to exploit ILP:

- **1) Rely on hardware to help discover and exploit the parallelism dynamically (e.g., Pentium 4, AMD Opteron, IBM Power)**
- **2) Rely on software technology to find parallelism, statically at compile-time (e.g., Itanium 2)**

Instruction-Level Parallelism (ILP)

- **Basic Block (BB) ILP is quite small**
	- **BB: a straight-line code sequence with no branches in except to the entry and no branches out except at the exit**
	- **average dynamic branch frequency 15% to 25%**
	- ⇒ **4 to 7 instructions execute between a pair of branches** – **plus instructions in BB likely to depend on each other**
	-
- **To obtain substantial performance enhancements, we must exploit ILP across multiple basic blocks**
- **Simplest: loop-level parallelism to exploit parallelism among iterations of a loop. E.g.,**

for (i=1; i<=1000; i=i+1) $x[i] = x[i] + y[i];$

Loop-Level Parallelism

- **Exploit loop-level parallelism to parallelism by "unrolling loop" either by 1. dynamic via branch prediction or 2. static via loop unrolling by compiler** *(Another way is vectors, to be covered later)*
- **Determining instruction dependence is critical to Loop Level Parallelism**
- **If 2 instructions are**
	- **parallel, they can execute simultaneously in a pipeline of arbitrary depth without causing any stalls (assuming no structural hazards)**
	- **dependent, they are not parallel and must be executed in order, although they may often be partially overlapped**

Instr, is data dependent (aka true dependence) on Instr_{i:} 1. Instr_i tries to read operand before Instr_i writes it

> **I: add r1,r2,r3** \bigcup J: sub r4, r1, r3

- 2. or Instr_{J} is data dependent on Instr_{K} which is dependent on Instr_{I}
- **If two instructions are data dependent, they cannot execute simultaneously or be completely overlapped**
- **Data dependence in instruction sequence** ⇒ **data dependence in source code** ⇒ **effect of original data dependence must be preserved**
- **If data dependence caused a hazard in pipeline, called a Read After Write (RAW) hazard**

ILP and Data Dependencies,

- Hazards **HW/SW must preserve program order: order instructions would execute in if executed sequentially as determined by original source program** – **Dependences are a property of programs**
- **Presence of dependence indicates potential for a hazard, but actual hazard and length of any stall is property of the pipeline**
- **Importance of the data dependencies 1) indicates the possibility of a hazard 2) determines order in which results must be calculated 3) sets an upper bound on how much parallelism can possibly be exploited**
- **HW/SW goal: exploit parallelism by preserving program order only where it affects the outcome of the program**

• **Name dependence: when 2 instructions use same** Name Dependence #1: Antidependence
• Name dependence

- **register or memory location, called a name, but no flow of data between the instructions associated with that name; two versions of name dependence**
- **Instr**₁ writes operand *before* **Instr₁** reads it

I: sub r4,r1,r3 J: add r1,r2,r3 K: mul r6,r1,r7

Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1"

• **If anti-dependence caused a hazard in the pipeline, called a Write After Read (WAR) hazard**

Name Dependence #2: Output $\text{degree}_{\text{mstr}_1\text{wrties}}$ operand *before* Instr_I writes it. **I: sub r1,r4,r3 J: add r1,r2,r3 K: mul r6,r1,r7**

- **Called an "output dependence" by compiler writers This also results from the reuse of name "r1"**
- **If output-dependence caused a hazard in the pipeline, called a Write After Write (WAW) hazard**
- **Instructions involved in a name dependence can execute simultaneously if name used in instructions is changed so instructions do not conflict** – **Register renaming resolves name dependence for regs**
	- **Either by compiler or by HW**

• **Problem with moving LW before BEQZ?**

ADD.D F4,F0,F2 ;add scalar from F2 S.D 0(R1),F4 ;store result DADDUI R1,R1,-8 ;decrement pointer 8B (DW) BNEZ R1,Loop ;branch R1!=zero

Unrolled Loop Detail

- **Do not usually know upper bound of loop**
- **Suppose it is n, and we would like to unroll the loop to make k copies of the body**
- **Instead of a single unrolled loop, we generate a pair of consecutive loops:**
	- **1st executes (n mod k) times and has a body that is the original loop**
	- **2nd is the unrolled body surrounded by an outer loop that iterates (n/k) times**
- **For large values of n, most of the execution time will be spent in the unrolled loop**

5 Loop Unrolling Decisions

Requires understanding how one instruction depends on another and how the instructions can be changed or reordered given the dependences:

- 1. Determine loop unrolling useful by finding that loop iterations were independent (except for maintenance code)
- 2. Use different registers to avoid unnecessary constraints forced by using same registers for different computations
- 3. Eliminate the extra test and branch instructions and adjust the loop termination and iteration code
- 4. Determine that loads and stores in unrolled loop can be interchanged by observing that loads and stores from different iterations are independent • Transformation requires analyzing memory addresses and finding that they do not refer to the same address
- 5. Schedule the code, preserving any dependences needed to yield the same result as the original code

3 Limits to Loop Unrolling

- **1) Decrease in amount of overhead amortized with each extra unrolling** • **Amdahl's Law**
	-
- **2) Growth in code size**

• **For larger loops, concern it increases the instruction cache miss rate**

- **3) Register pressure: potential shortfall in registers created by aggressive unrolling and scheduling**
	- **If not be possible to allocate all live values to registers, may lose some or all of its advantage**

Loop unrolling reduces impact of branches on pipeline; another way is branch prediction

Dynamic Branch Prediction

- **Why does prediction work?**
	- **Underlying algorithm has regularities**
	- **Data that is being operated on has regularities**
	- **Instruction sequence has redundancies that are artifacts of way that humans/compilers think about problems**
- **Is dynamic branch prediction better than static branch prediction?**
	- **Seems to be**
	- **There are a small number of important branches in programs which have dynamic behavior**

Dynamic Branch Prediction

- **Performance = ƒ(accuracy, cost of misprediction)**
- **Branch History Table: Lower bits of PC address index table of 1-bit values**
	- **Says whether or not branch taken last time**
	- **No address check**
- **Problem: in a loop, 1-bit BHT will cause two mispredictions (avg is 9 iteratios before exit):**
	- **End of loop case, when it exits instead of looping as before**
	- **First time through loop on** *next* **time through code, when it predicts exit instead of looping**

– **Thus, old 2-bit BHT is a (0,2) predictor**

- **Global Branch History:** *m-***bit shift register**
- **keeping T/NT status of last** *m* **branches.**

Tournament Predictors

- **Multilevel branch predictor**
- **Use** *n***-bit saturating counter to choose between predictors**
- **Usual choice between global and local predictors**

Tournament Predictors

Tournament predictor using, say, 4K 2-bit counters indexed by local branch address. Chooses between:

- **Global predictor**
	- **4K entries index by history of last 12 branches (212 = 4K)**
	- **Each entry is a standard 2-bit predictor**
- **Local predictor**
	- **Local history table: 1024 10-bit entries recording last 10 branches, index by branch address**
	- **The pattern of the last 10 occurrences of that particular branch used to index table of 1K entries with 3-bit saturating counters**

Summary

- **Prediction becoming important part of execution**
- **Branch History Table: 2 bits for loop accuracy**
- **Correlation: Recently executed branches correlated with next branch** – **Either different branches (GA)**
	- **Or different executions of same branches (PA)**
- **Tournament predictors take insight to next level, by using multiple predictors**
	- **usually one based on global information and one based on local information, and combining them with a selector**
	- **In 2006, tournament predictors using** [≈] **30K bits are in processors like the Power5 and Pentium 4**
- **Branch Target Buffer: include branch address & prediction**

Advantages of Dynamic

Scheduling

- **Dynamic scheduling - hardware rearranges the instruction execution to reduce stalls while maintaining data flow and exception behavior**
- **It handles cases when dependences unknown at compile time**
	- **it allows the processor to tolerate unpredictable delays such as cache misses, by executing other code while waiting for the miss to resolve**
- **It allows code that compiled for one pipeline to run efficiently on a different pipeline**
- **It simplifies the compiler**
- **Hardware speculation, a technique with significant performance advantages, builds on dynamic scheduling (next lecture)**

HW Schemes: Instruction

Parallelism

- **Key idea: Allow instructions behind stall to proceed DIVD F0,F2,F4 ADDD F10,F0,F8 SUBD F12,F8,F14**
- **Enables out-of-order execution and allows out-oforder completion (e.g., SUBD)**
	- **In a dynamically scheduled pipeline, all instructions still pass through issue stage in order (in-order issue)**
- **Will distinguish when an instruction** *begins execution* **and when it** *completes execution***; between 2 times, the instruction is** *in execution*
- **Note: Dynamic execution creates WAR and WAW hazards and makes exceptions harder**

Dynamic Scheduling Step 1

- **Simple pipeline had 1 stage to check both structural and data hazards: Instruction Decode (ID), also called Instruction Issue**
- **Split the ID pipe stage of simple 5-stage pipeline into 2 stages:**

*1) Issue—***Decode instructions, check for structural hazards**

*2) Read operands—***Wait until no data hazards, then read operands**

A Dynamic Algorithm:

Tomasulo's

- **For IBM 360/91 (before caches!)** ⇒ **Long memory latency**
- **Goal: High Performance without special compilers**
- **Small number of floating point registers (4 in 360) prevented interesting compiler scheduling of operations** – **This led Tomasulo to try to figure out how to get more effective registers — renaming in hardware!**
- **Why Study 1966 Computer?**
- **The descendants of this have flourished!** – **Alpha 21264, Pentium 4, AMD Opteron, Power 5, …**

Tomasulo Algorithm

- **Control & buffers distributed with Function Units (FU)** – **FU buffers called "reservation stations"; have pending operands**
- **Registers in instructions replaced by values or pointers to reservation stations(RS); called register renaming ;**
	- **Renaming avoids WAR, WAW hazards**
	- **More reservation stations than registers, so can do optimizations compilers cannot**
- **Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs**
	- **Avoids RAW hazards by executing an instruction only when its operands are available**
- **Load and Stores treated as FUs with RSs as well**
- **Integer instructions can go past branches (predict taken), allowing FP ops beyond basic block in FP queue**

Reservation Station Components

Op: Operation to perform in the unit (e.g., + or –)

- **Vj, Vk: Value of Source operands**
- **Store buffers has V field, result to be stored**
- **Qj, Qk: Reservation stations producing source**
- **registers (value to be written)**
- **Note: Qj,Qk=0 => ready**
- **Store buffers only have Qi for RS producing result**
- **Busy: Indicates reservation station or FU is busy**

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

Three Stages of Tomasulo

Algorithm

- **1. Issue—get instruction from FP Op Queue**
- **If reservation station free (no structural hazard), control issues instr & sends operands (renames registers). 2. Execute—operate on operands (EX)**
- **When both operands ready then execute; if not ready, watch Common Data Bus for result**
- **3. Write result—finish execution (WB) Write on Common Data Bus to all awaiting units; mark reservation station available**
- **Normal data bus: data + destination ("go to" bus)**
- **Common data bus: data + source ("come from" bus) 64 bits of data + 4 bits of Functional Unit source address Write if matches expected Functional Unit (produces result)** – **Does the broadcast**
- **Example speed: 3 clocks for Fl .pt. +,-; 10 for * ; 40 clks for /**

Why can Tomasulo overlap loop iterations?

• **Register renaming**

– **Multiple iterations use different physical destinations for registers (dynamic loop unrolling).**

- **Reservation stations**
	- **Permit instruction issue to advance past integer control flow operations**

– **Also buffer old values of registers - totally avoiding the WAR stall**

• **Other perspective: Tomasulo building data flow dependency graph on the fly**

offers

two major advantages

Tomasulo s scheme

- **1. Distribution of the hazard detection logic**
	- **distributed reservation stations and the CDB** – **If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB**
	- **If a centralized register file were used, the units would have to read their results from the registers when register buses are available**
- **2. Elimination of stalls for WAW and WAR hazards**

• **Non-precise interrupts!** – **We will address this later**

And In Conclusion … (1)

- **Leverage Implicit Parallelism for Performance: Instruction Level Parallelism**
- **Loop unrolling by compiler to increase ILP**
- **Branch prediction to increase ILP**

• **Dynamic HW exploiting ILP**

- **Works when can't know dependence at compile time**
- **Can hide L1 cache misses** – **Code for one machine runs well on another**

And In Conclusion … (2)

- **Reservations stations:** *renaming* **to larger set of registers + buffering source operands**
	- **Prevents registers as bottleneck** – **Avoids WAR, WAW hazards**
	- **Allows loop unrolling in HW**
- **Not limited to basic blocks (integer units gets ahead, beyond branches)**
- **Helps cache misses as well**
- **Lasting Contributions**
	- **Dynamic scheduling**
	- **Register renaming** – **Load/store disambiguation**
- **360/91 descendants are Intel Pentium 4, IBM Power 5, AMD Athlon/Opteron, …**

Reading

- **This lecture: chapter 2** *Instruction-Level Parallelism*
- **Next week: no class, Oct 3rd**
- **Next class, Oct 10th:** *ILP (cont'd)*
- **This afternoon:** *introduction on assignment 2;* **highly recommended!**