# **Lecture 7 Vector Processors &**

# **Multiprocessor Introduction**

**Slides were used during lectures by Krste Asanovic & David Patterson, Berkeley, spring 2006**

## **Outline**

- **Vector Processors**
- **Vector Metrics, Terms**
- **Multiprocessing Motivation**
- **SISD v. SIMD v. MIMD**
- **Centralized vs. Distributed Memory**
- **Challenges to Parallel Programming**
- **Conclusion**

## **Supercomputers**

**Definition of a supercomputer:**

- **Fastest machine in world at given task**
- **A device to turn a compute-bound problem into an I/O bound problem**
- **Any machine costing \$30M+**
- **Any machine designed by Seymour Cray**

**CDC6600 (Cray, 1964) regarded as first supercomputer**

## **Supercomputer Applications**

#### **Typical application areas**

- **Military research (nuclear weapons, cryptography)**
- **Scientific research**
- **Weather forecasting**
- **Oil exploration**
- **Industrial design (car crash simulation)**

**All involve huge computations on large data sets**

*In 70s-80s, Supercomputer* <sup>≡</sup> *Vector Machine*

## **Vector Supercomputers**

## *Epitomized by Cray-1, 1976:*

## **Scalar Unit + Vector Extensions**

- **Load/Store Architecture**
- **Vector Registers**
- **Vector Instructions**
- **Hardwired Control**
- **Highly Pipelined Functional Units**
- **Interleaved Memory System**
- **No Data Caches**
- **No Virtual Memory**









## **Vector Instruction Set Advantages**

#### • **Compact**

- **one short instruction encodes N operations**
- **Expressive, tells hardware that these N operations:**
	- **are independent**
	- **use the same functional unit**
	- **access disjoint registers**
	- **access registers in the same pattern as previous instructions**
	- **access a contiguous block of memory (unit-stride load/store)**
	- **access memory in a known pattern (strided load/store)**
- **Scalable**
	- **can run same object code on more parallel pipelines or** *lanes*













## **Vector Memory-Memory vs. Vector Register Machines**

- **Vector memory-memory architectures (VMMA) require greater main memory bandwidth, why?** ands must be read in and out of m
- **VMMAs make if difficult to overlap execution of multiple vector operations, why?**  – **Must check dependencies on memory addresses**
- **VMMAs incur greater startup latency**
- **Scalar code was faster on CDC Star-100 for vectors < 100 elements** – **For Cray-1, vector/scalar breakeven point was around 2 elements**
- ⇒*Apart from CDC follow-ons (Cyber-205, ETA-10) all major vector machines since Cray-1 have had vector register architectures*

*(we ignore vector memory-memory from now on)*







ryan era, and processor we indicate how many loops were completely vectorized, partially vectorized, and unvectorized. These loops were collected by Callahan, Dongarra, and Levine [1988]. Two different compilers for the Cr dence on compiler technology.













## **Vector Scatter/Gather**

**Want to vectorize loops with indirect accesses:**

**for (i=0; i<N; i++) A[i] = B[i] + C[D[i]]**

# **Indexed load instruction (***Gather***)**<br>LV vD, rD # Load indices in

**LV vD, rD # Load indices in D vector LVI vC, rC, vD # Load indirect from rC base** LV vB, rB # Load B vector **ADDV.D vA, vB, vC # Do add SV vA, rA # Store result**

## **Vector Scatter/Gather**

## **Scatter example:**

**for (i=0; i<N; i++) A[B[i]]++;**

#### **Is following a correct translation?**

```
LV vB, rB # Load indices in B vector
LVI vA, rA, vB # Gather initial A values
ADDV vA, vA, 1 # Increment
SVI vA, rA, vB # Scatter incremented values
```






- **Compress packs non-masked elements from one vector register contiguously at start of destination vector register**
	- **population count of mask vector gives packed vector length**
- **Expand performs inverse operation**





## **A Modern Vector Super: NEC SX-6 (2003)**

- **CMOS Technology**
	- **500 MHz CPU, fits on single chip**
- **SDRAM main memory (up to 64GB)** • **Scalar unit**
- 
- **64KB I-cache and 64KB data cache** • **Vector unit**
- - **8 foreground VRegs + 64 background VRegs (256x64-bit elements/VReg)**
	- **1 multiply unit, 1 divide unit, 1 add/shift unit, 1 logical unit, 1 mask unit** – **8 lanes (8 GFLOPS peak, 16 FLOPS/cycle)**

– **4-way superscalar with out-of-order and speculative execution**

- **1 load & store unit (32x8 byte accesses/cycle)**
- **32 GB/s memory bandwidth per processor**
- **SMP structure**
	- **8 CPUs connected to memory through crossbar**
	- **256 GB/s shared memory bandwidth (4096 interleaved banks)**

#### **Multimedia Extensions**

- **Very short vectors added to existing ISAs for micros**
- **Usually 64-bit registers split into 2x32b or 4x16b or 8x8b**
- **Newer designs have 128-bit registers (Altivec, SSE2)**
- **Limited instruction set:**
	- **no vector length control**
	- **no strided load/store or scatter/gather**
	- **unit-stride loads must be aligned to 64/128-bit boundary**
- **Limited vector register length:**
	- **requires superscalar dispatch to keep multiply/add/load units busy**
	- **loop unrolling to hide latencies increases register pressure**
- **Trend towards fuller vector support in microprocessors**

# • **Each result independent of previous result => long pipeline, compiler ensures no dependencies => high clock rate**

**Properties of Vector Processors**

- **Vector instructions access memory with known pattern => highly interleaved memory**
- **=> amortize memory latency of over 64 elements**
- **=> no (data) caches required! (Do use instruction cache)**
- **Reduces branches and branch problems in pipelines**
- **Single vector instruction implies lots of work (- loop) => fewer instruction fetches**

#### **Operation & Instruction Count: RISC v. Vector Processor (from F. Quintana, U. Barcelona.)**



## **Common Vector Metrics**

- **R**∞**: MFLOPS rate on an infinite-length vector** – **vector "speed of light"**
	- **Real problems do not have unlimited vector lengths, and the start-up penalties encountered in real problems will be larger**  – **(Rn is the MFLOPS rate for a vector of length n)**
- **N<sub>1/2</sub>: The vector length needed to reach one-half of R<sup>∞</sup>** – **a good measure of the impact of start-up**
- N<sub>V</sub>: The vector length needed to make vector mode faster than scalar **mode**

– **measures both start-up and speed of scalars relative to vectors, quality of connection of scalar unit to vector unit**

## **Vector Execution Time**

- **Time = f(vector length, data dependicies, struct. hazards)**  • *Initiation rate***: rate that FU consumes vector elements**
- **(= number of lanes; usually 1 or 2 on Cray T-90)** • *Convoy***: set of vector instructions that can begin execution in same clock (no struct. or data hazards)**
- *Chime***: approx. time for a vector operation**
- *m* **convoys take** *m* **chimes; if each vector length is n, then they take approx.** *m* **x** *n* **clock cycles (ignores overhead; good approximization for long vectors)**

## **1: LV V1,Rx ;load vector X 2: MULV V2,F0,***V1* **;vector-scalar mult.**

- **LV V3,Ry ;load vector Y 3: ADDV V4,***V2***,V3 ;add 4: SV Ry,***V4* **;store the result**
- **4 convoys, 1 lane, VL=64** ⇒ **4 x 64 = 256 clocks (or 4 clocks per result)**

## **Memory operations**

- **Load/store operations move groups of data between registers and memory**
- **Three types of addressing**

#### – **Unit stride**

- » **Contiguous block of information in memory** » **Fastest: always possible to optimize this**
- **Non-unit (constant) stride**
	- » **Harder to optimize memory system for all possible strides**
	- » **Prime number of data banks makes it easier to support different strides at full bandwidth**
- **Indexed (gather-scatter)**
	- » **Vector equivalent of register indirect**
	- » **Good for sparse arrays of data** » **Increases number of programs that vectorize**
		-



- **Bad for: 2, 4**
- **Better: prime number of banks…!**

## **How to get full bandwidth for Unit Stride?** • **Memory system must sustain (# lanes x word) /clock** • **No. memory banks > memory latency to avoid stalls** – *m* **banks** ⇒ *m* **words per memory latency** *l* **clocks** – **if** *m* **<** *l***, then gap in memory pipeline: clock: 0 …** *l l***+1** *l***+2 …** *l+m***- 1 l+m … 2** *l* **word:** -- **… 0 1 2…** *m***-1** -- **…** *m* – **may have 1024 banks in SRAM** • **If desired throughput greater than one word per cycle** – **Either more banks (start multiple requests simultaneously)** – **Or wider DRAMS. Only good for unit stride or large data types** • **More banks/weird numbers of banks good to support more strides at full bandwidth**

– **How to do prime number of banks efficiently?**

## **Vectors Are Inexpensive**

## **Scalar**

• **N ops per cycle** ⇒ Ο(Ν**2) circuitry**

## • **HP PA-8000**

- **4-way issue** • **reorder buffer:**
- **850K transistors** • **incl. 6,720 5-bit** 
	- **register number comparators**

## **Vector**

- **N ops per cycle** ⇒ Ο(Ν + εΝ**2) circuitry** • **T0 vector micro**
	- **24 ops per cycle**
	- **730K transistors total** • **only 23 5-bit register number comparators**
	- **No floating point**

## **Vectors Lower Power**

#### **Single-issue Scalar**

- **One instruction fetch, decode, dispatch per operation**
- **Arbitrary register accesses, adds area and power**
- **Loop unrolling and software pipelining for high performance increases instruction cache footprint**
- **All data passes through cache; waste power if no temporal locality**
- **One TLB lookup per load or store**
- **Off-chip access in whole cache lines**
- **Vector**
- **One inst fetch, decode, dispatch per vector**
- **Structured register accesses**
- **Smaller code for high performance, less power in instruction cache misses**
- **Bypass cache**
- **One TLB lookup per group of loads or stores** • **Move only necessary data across chip boundary**

## **Superscalar Energy Efficiency Even Worse**

#### **Superscalar**

- **Control logic grows quadratically with issue width**
- **Control logic consumes energy regardless of available parallelism**
- **Speculation to increase visible parallelism wastes energy**

#### **Vector**

- **Control logic grows linearly with issue width**
- **Vector unit switches off when not in use**
- **Vector instructions expose parallelism without speculation**
- **Software control of speculation when desired:** – **Whether to use vector mask or compress/expand for conditionals**

## **Vector Applications**

- *Limited to scientific computing?*
- **Multimedia Processing (compress., graphics, audio synth, image proc.)**
- **Standard benchmark kernels (Matrix Multiply, FFT, Convolution, Sort)**
- **Lossy Compression (JPEG, MPEG video and audio)**
- **Lossless Compression (Zero removal, RLE, Differencing, LZW)**
- **Cryptography (RSA, DES/IDEA, SHA/MD5)**
- **Speech and handwriting recognition**
- **Operating systems/Networking (memcpy, memset, parity, checksum)**
- **Databases (hash/join, data mining, image/video serving)**
- **Language run-time support (stdlib, garbage collection)**
- **even SPECint95**

## **Older Vector Machines**



## **Newer Vector Computers**

- **Cray X1**
- **MIPS like ISA + Vector in CMOS**
- **NEC Earth Simulator**
	- **Fastest computer in world for 3 years; 40 TFLOPS** – **640 CMOS vector nodes**

## **Key Architectural Features of X1**

**New vector instruction set architecture (ISA)**

- **Much larger register set (32x64 vector, 64+64 scalar)**
- **64- and 32-bit memory and IEEE arithmetic**
- **Based on 25 years of experience compiling with Cray1 ISA**

#### **Decoupled Execution**

- **Scalar unit runs ahead of vector unit, doing addressing and control** – **Hardware dynamically unrolls loops, and issues multiple loops**
- **concurrently** – **Special sync operations keep pipeline full, even across barriers**
- ⇒ **Allows the processor to perform well on short nested loops**

#### **Scalable, distributed shared memory (DSM) architecture**

- **Memory hierarchy: caches, local memory, remote memory**
- **Low latency, load/store access to entire machine (tens of TBs)**
- 
- **Processors support 1000's of outstanding refs with flexible addressing Very high bandwidth network Coherence protocol, addressing and synchronization optimized for DM**



- **Technology refresh of the X1 (0.13**µ**m)**
	- **~50% faster processors**
	- **Scalar performance enhancements**
	- **Doubling processor density**
	- **Modest increase in memory system bandwidth**
	- **Same interconnect and I/O**
- **Machine upgradeable**
	- **Can replace Cray X1 nodes with X1E nodes**

## **Cray X1E Mid-life Enhancement ESS – configuration of a general purpose supercomputer**

- 1. Processor Nodes (PN) Total number of processor nodes is 640. Each<br>processor node consists of eight vector processors of 8 GFLOPS and<br>16GB shared memories. Therefore, total numbers of processors is<br>5,120 and total peak p
- 2. Interconnection Network (IN): Each node is coupled together with more<br>than 83,000 copper cables via single-stage crossbar switches of<br>16GB/s x2 (Load + Store). The total length of the cables is<br>approximately 1,800 miles
- 3. Hard Disk. Raid disks are used for the system. The capacities are 450 TB for the systems operations and 250 TB for users.
- 4. Mass Storage system: 12 Automatic Cartridge Systems (STK PowderHorn9310); total storage capacity is approximately 1.6 PB.

*From Horst D. Simon, NERSC/LBNL, May 15, 2002, "ESS Rapid Response Meeting"*







- **Vector is alternative model for exploiting ILP**
- **If code is vectorizable, then simpler hardware, more energy efficient, and better real-time model than Out-of-order machines**
- **Design issues include number of lanes, number of functional units, number of vector registers, length of vector registers, exception handling, conditional operations**
- **Fundamental design issue is memory bandwidth With virtual address translation and caching**
- **Will multimedia popularity revive vector architectures?**

## **Outline**

- **Vector Processors**
- **Vector Metrics, Terms**
- **Multiprocessing Motivation**
- **SISD v. SIMD v. MIMD**
- **Centralized vs. Distributed Memory**
- **Challenges to Parallel Programming**
- 



#### **Déjà vu all over again?**

**"… today's processors … are nearing an impasse as technologies approach the speed of light.."**

**David Mitchell,** *The Transputer: The Time Is Now* **(1989)** • **Transputer had bad timing (Uniprocessor performance**↑**)**

- ⇒ **Procrastination rewarded: 2X seq. perf. / 1.5 years**
- **"We are dedicating all of our future product development to multicore designs. … This is a sea change in computing"**

**Paul Otellini, President, Intel (2005)**  • **All microprocessor companies switch to MP (2X CPUs / 2 yrs)** ⇒ **Procrastination penalized: 2X sequential perf. / 5 yrs**



#### **Other Factors** ⇒ **Multiprocessors**

- **Growth in data-intensive applications** – **Data bases, file servers, …**
- **Growing interest in servers, server perf.**
- **Increasing desktop perf. less important**  – **Outside of graphics**
- **Improved understanding in how to use multiprocessors effectively**  – **Especially server where significant natural TLP**
- **Advantage of leveraging design investment by replication** 
	- **Rather than unique design**

# **Flynn's Taxonomy**





- **SIMD** ⇒ **Data Level Parallelism**
- **MIMD** ⇒ **Thread Level Parallelism**
- **MIMD popular because** 
	- **Flexible: N pgms and 1 multithreaded pgm**
	- **Cost-effective: same MPU in desktop & MIMD**

## **M.J. Flynn, "Very High-Speed Computers",**  *Proc. of the IEEE***, V 54, 1900-1909, Dec. 1966. Back to Basics** • **"A parallel computer is a collection of processing elements that cooperate and communicate to solve large problems fast."** • **Parallel Architecture = Computer Architecture + Communication Architecture** • **Two classes of multiprocessors WRT memory: 1. Centralized Memory Multiprocessor** • **< few dozen processor chips (and < 100 cores) in 2006** • **Small enough to share single, centralized memory 2. Physically Distributed-Memory multiprocessor** • **Larger number chips and cores than 1** • **BW demands** ⇒ **Memory distributed among processors**





## **Distributed Memory Multiprocessor**

- **Pro: Cost-effective way to scale memory bandwidth**
- **If most accesses are to local memory**
- **Pro: Reduces latency of local memory accesses**
- **Con: Communicating data between processors more complex**
- **Con: Must change software to take advantage of increased memory BW**

## **Two Models for Communication and Memory Architecture**

- **1. Communication occurs by explicitly passing messages among the processors: message-passing multiprocessors**
- **2. Communication occurs through a shared address space (via loads and stores): shared memory multiprocessors either**
	- **UMA (Uniform Memory Access time) for shared address, centralized memory MP**
	- **NUMA (Non Uniform Memory Access time multiprocessor) for shared address, distributed memory MP**
- **In past, confusion whether "sharing" means sharing physical memory (Symmetric MP) or sharing address space**





## **Challenges of Parallel Processing**

- **Second challenge is long latency to remote memory**
- **Suppose 32 CPU MP, 2GHz, 200 ns remote memory, all local accesses hit memory hierarchy and base CPI is 0.5. (Remote access = 200/0.5 = 400 clock cycles.)**
- **What is performance impact if 0.2% instructions involve remote access?**
	- **a. 1.5X**
	- **b. 2.0X**
	- **c. 2.5X**

## **CPI Equation**

**CPI = Base CPI + Remote request rate x Remote request cost**

 $= 0.5 + 0.2\% \times 400 = 0.5 + 0.8 = 1.3$ 

**No communication is 1.3/0.5 or 2.6 faster than 0.2% instructions involve remote access**

## **And in Conclusion [1/2] …**

- **One instruction operates on vectors of data**
- **Vector loads get data from memory into big register files, operate, and then vector store**
- **E.g., Indexed load, store for sparse matrix**
- **Easy to add vector to commodity instruction set** – **E.g., Morph SIMD into vector**
- **Vector is very efficient architecture for vectorizable codes, including multimedia and many scientific codes**

## **And in Conclusion [2/2] …**

- **"End" of uniprocessors speedup => Multiprocessors**
- **Parallelism challenges: % parallalizable, long latency to remote memory**
- **Centralized vs. distributed memory** – **Small MP vs. lower latency, larger BW for Larger MP**
- **Message Passing vs. Shared Address** – **Uniform access time vs. Non-uniform access time**

## **Reading and Schedule**

• **This lecture:** 

- **Appendix F:** *Vector Processors* – **Chapter 4:** *4.1 Introduction Multiprocessors*
- **Next week, Oct 31st:** *No class*
- **Next lecture, Nov 7th:** *remainder of chapter 4 (in the afternoon feedback on assignment 2a)*
- **On Wed Nov 14th both at 11.15-13.00h and at 13.45-15.30h lectures in room 402**