


# Code Generation

**Bart Kienhuis**  
**Computer Systems Group**  
**University Leiden (LIACS)**

1

## Position of a Code Generator in the Compiler Model



2

## Code Generation

- ⌘ Code produced by compiler must be correct
  - ☒ Source to target program transformation is *semantics preserving*
- ⌘ Code produced by compiler should be of high quality
  - ☒ Effective use of target machine resources
  - ☒ Heuristic techniques can generate good but suboptimal code, because generating optimal code is undecidable

3

## Target Program Code

- ⌘ The back-end code generator of a compiler may generate different forms of code, depending on the requirements:
  - ☒ Absolute machine code (executable code)
  - ☒ Relocatable machine code (object files for linker)
  - ☒ Assembly language (facilitates debugging)
  - ☒ Byte code forms for interpreters (e.g. JVM)

4

# The Target Machine

- ⌘ Implementing code generation requires thorough understanding of the target machine architecture and its instruction set
- ⌘ Our (hypothetical) machine:
  - ☒ Byte-addressable (word = 4 bytes)
  - ☒ Has  $n$  general purpose registers  $R0, R1, \dots, Rn-1$
  - ☒ Two-address instructions of the form

*op source, destination*

5

# The Target Machine: Op-codes and Address Modes

- ⌘ Op-codes ( $op$ ), for example
  - MOV** (move content of *source* to *destination*)
  - ADD** (add content of *source* to *destination*)
  - SUB** (subtract content of *source* from *dest.*)
- ⌘ Address modes

Mode	Form	Address	Added Cost
Absolute	<b>M</b>	<b>M</b>	1
Register	<b>R</b>	<b>R</b>	0
Indexed	$c(\mathbf{R})$	$c + \text{contents}(\mathbf{R})$	1
Indirect register	$*\mathbf{R}$	$\text{contents}(\mathbf{R})$	0
Indirect indexed	$*c(\mathbf{R})$	$\text{contents}(c + \text{contents}(\mathbf{R}))$	1
Literal	<b>#C</b>	N/A	1

6

## Instruction Costs

- ⌘ Machine is a simple, non-super-scalar processor with fixed instruction costs
- ⌘ Realistic machines have deep pipelines, I-cache, D-cache, etc.
- ⌘ Define the cost of instruction  
 $= 1 + \text{cost}(\textit{source-mode}) + \text{cost}(\textit{destination-mode})$

7

## Examples

Instruction	Operation	Cost
MOV R0 , R1	Store <i>content</i> (R0) into register R1	
MOV R0 , M	Store <i>content</i> (R0) into memory location M	
MOV M , R0	Store <i>content</i> (M) into register R0	2
MOV 4 (R0) , M	Store <i>contents</i> (4+ <i>contents</i> (R0)) into M	3
MOV *4 (R0) , M	Store <i>contents</i> ( <i>contents</i> (4+ <i>contents</i> (R0))) into M	3
MOV #1 , R0	Store 1 into R0	2
ADD 4 (R0) , *12 (R1)	Add <i>contents</i> (4+ <i>contents</i> (R0)) to <i>contents</i> (12+ <i>contents</i> (R1))	3

8


## Instruction Selection

⌘ Instruction selection is important to obtain efficient code

⌘ Suppose we translate three-address code

$X := Y + Z$

to: `MOV Y, R0`  
`ADD Z, R0`  
`MOV R0, X`

$a := a + 1$   `MOV a, R0`  
`ADD #1, R0`  
`MOV R0, a`  
Cost = 6

Better



`ADD #1, a`  
Cost = 3

Better



`INC a`  
Cost = 2

9

## Instruction Selection: Utilizing Addressing Modes

⌘ Suppose we translate  $a := b + c$  into

`MOV b, R0`  
`ADD c, R0`  
`MOV R0, a`

⌘ Assuming addresses of  $a$ ,  $b$ , and  $c$  are stored in  $R0$ ,  $R1$ , and  $R2$

`MOV *R1, *R0`  
`ADD *R2, *R0`

⌘ Assuming  $R1$  and  $R2$  contain values of  $b$  and  $c$

`ADD R2, R1`  
`MOV R1, a`

10

## Need for Global Machine-Specific Code Optimizations

⌘ Suppose we translate three-address code

$x := y + z$

to: `MOV y, R0`  
`ADD Z, R0`  
`MOV R0, X`

⌘ Then, we translate

$a := b + c$

$d := a + e$

to: `MOV a, R0`  
`ADD b, R0`  
`MOV R0, a`  
`MOV a, R0`  
`ADD e, R0`  
`MOV R0, d`

Redundant



11

## Register Allocation and Assignment

⌘ Efficient utilization of the limited set of registers is important to generate good code

⌘ Registers are assigned by

☒ *Register allocation* to select the set of variables that will reside in registers at a point in the code

☒ *Register assignment* to pick the specific register that a variable will reside in

⌘ Finding an optimal register assignment in general is NP-complete

12

## Example

```
t:=a+b
t:=t*c
t:=t/d
```

↓ { R1=t }

```
MOV a,R1
ADD b,R1
MUL c,R1
DIV d,R1
MOV R1,t
```

```
t:=a*b
t:=t+a
t:=t/d
```


↓ { R0=a, R1=t }

```
MOV a,R0
MOV R0,R1
MUL b,R1
ADD R0,R1
DIV d,R1
MOV R1,t
```

13

## Choice of Evaluation Order

⌘ When instructions are independent, their evaluation order can be changed



## Generating Code for Stack Allocation of Activation Records

<code>t1 := a + b</code>	<code>100: ADD #16,SP</code>	Push frame
<code>param t1</code>	<code>108: MOV a,R0</code>	
<code>param c</code>	<code>116: ADD b,R0</code>	
<code>t2 := call foo,2</code>	<code>124: MOV R0,4(SP)</code>	Store a+b
<code>...</code>	<code>132: MOV c,8(SP)</code>	Store c
	<code>140: MOV #156,*SP</code>	Store return address
	<code>148: GOTO 500</code>	Jump to foo
<code>func foo</code>	<code>156: MOV 12(SP),R0</code>	Get return value
<code>...</code>	<code>164: SUB #16,SP</code>	Remove frame
<code>return t1</code>	<code>172: ...</code>	
	<code>500: ...</code>	
	<code>564: MOV R0,12(SP)</code>	Store return value
	<code>572: GOTO *SP</code>	Return to caller

Note: Language and machine dependent  
Here we assume C-like implementation with SP and no FP

## Code Generation Part 2


**Bart Kienhuis**  
**Computer Systems Group**  
**University Leiden (LIACS)**



## Flow Graphs

- ⌘ A *flow graph* is a graphical depiction of a sequence of instructions with control flow edges
- ⌘ A flow graph can be defined at the intermediate code level or target code level

```
MOV 1,R0
MOV n,R1
JMP L2
L1: MUL 2,R0
SUB 1,R1
L2: JMPNZ R1,L1
```




17

## Basic Blocks

- ⌘ A *basic block* is a sequence of consecutive instructions with exactly one entry point and one exit point (with natural flow or a branch instruction)


```
MOV 1,R0
MOV n,R1
JMP L2
L1: MUL 2,R0
SUB 1,R1
L2: JMPNZ R1,L1
```



18

# Basic Blocks and Control Flow Graphs

⌘ A *control flow graph* (CFG) is a directed graph with basic blocks  $B_i$  as vertices and with edges  $B_i \rightarrow B_j$  iff  $B_j$  can be executed immediately after  $B_i$ .




19

# Successor and Predecessor Blocks

⌘ Suppose the CFG has an edge  $B_1 \rightarrow B_2$

- ☒ Basic block  $B_1$  is a *predecessor* of  $B_2$
- ☒ Basic block  $B_2$  is a *successor* of  $B_1$



20

# Partition Algorithm for Basic Blocks

*Input:* A sequence of three-address statements

*Output:* A list of basic blocks with each three-address statement in exactly one block

1. Determine the set of *leaders*, the first statements of basic blocks
  - a) The first statement is the leader
  - b) Any statement that is the target of a goto is a leader
  - c) Any statement that immediately follows a goto is a leader
2. For each leader, its basic block consists of the leader and all statements up to but not including the next leader or the end of the program

21


# Loops

⌘ A *loop* is a collection of basic blocks, such that

- ☒ All blocks in the collection are *strongly connected*
- ☒ The collection has a unique *entry*, and the only way to reach a block in the loop is through the entry

22

## Loops (Example)



Strongly connected components:

SCC = { {B2, B3}, {B4} }

Entries:  
B3, B4

23

## Equivalence of Basic Blocks

⌘ Two basic blocks are (semantically) *equivalent* if they compute the same set of expressions

```

b := 0
t1 := a + b
t2 := c * t1
a := t2
  
```



```

a := c*a
b := 0
  
```

```

a := c * a
b := 0
  
```



```

a := c*a
b := 0
  
```

Blocks are equivalent, assuming  $t1$  and  $t2$  are *dead*: no longer used (no longer live)

24

# Transformations on Basic Blocks

- ⌘ A *code-improving transformation* is a code optimization to improve speed or reduce code size
- ⌘ *Global transformations* are performed across basic blocks
- ⌘ *Local transformations* are only performed on single basic blocks
- ⌘ Transformations must be safe and preserve the meaning of the code
  - ☒ A local transformation is safe if the transformed basic block is guaranteed to be equivalent to its original form

25

# Common-Subexpression Elimination

- ⌘ Remove redundant computations


a := b + c	→	a := b + c
b := a - d		b := a - d
c := b + c		c := b + c
d := a - d		d := b

t1 := b * c	→	t1 := b * c
t2 := a - t1		t2 := a - t1
t3 := b * c		t4 := t2 + t1
t4 := t2 + t3		


26

# Dead Code Elimination

⌘ Remove unused statements




Assuming *a* is *dead* (not used)



27

# Renaming Temporary Variables

⌘ Temporary variables that are dead at the end of a block can be safely renamed




Normal-form block

28

## Interchange of Statements

⌘ Independent statements can be reordered



Note that normal-form blocks permit all statement interchanges that are possible

29

## Algebraic Transformations

⌘ Change arithmetic operations to transform blocks to algebraic equivalent forms



30

## Next-Use

- ⌘ Next-use information is needed for dead-code elimination and register assignment
- ⌘ Next-use is computed by a backward scan of a basic block and performing the following actions on statement

$i: x := y \text{ op } z$

- ☒ Add liveness/next-use info on  $x$ ,  $y$ , and  $z$  to statement  $i$
- ☒ Set  $x$  to "not live" and "no next use"
- ☒ Set  $y$  and  $z$  to "live" and the next uses of  $y$  and  $z$  to  $i$

31

## Next-Use (Step 1)

$i: a := b + c$

$j: t := a + b$  [  $live(a) = true, live(b) = true, live(t) = true,$   
 $nextuse(a) = none, nextuse(b) = none, nextuse(t) = none$  ]

Attach current live/next-use information  
Because info is empty, assume variables are live  
(Data flow analysis Ch.10 can provide accurate information)



## Next-Use (Step 2)

$i: a := b + c$ 

$live(a) = true$	$nextuse(a) = j$
$live(b) = true$	$nextuse(b) = j$
$live(t) = false$	$nextuse(t) = none$

$j: t := a + b$  [  $live(a) = true, live(b) = true, live(t) = true,$   
 $nextuse(a) = none, nextuse(b) = none, nextuse(t) = none$  ]

Compute live/next-use information at  $j$

33

## Next-Use (Step 3)

$i: a := b + c$  [  $live(a) = true, live(b) = true, live(c) = false,$   
 $nextuse(a) = j, nextuse(b) = j, nextuse(c) = none$  ]

$j: t := a + b$  [  $live(a) = true, live(b) = true, live(t) = true,$   
 $nextuse(a) = none, nextuse(b) = none, nextuse(t) = none$  ]

Attach current live/next-use information to  $i$

34

## Next-Use (Step 4)

$live(a) = false$	$nextuse(a) = none$
$live(b) = true$	$nextuse(b) = i$
$live(c) = true$	$nextuse(c) = i$
$live(t) = false$	$nextuse(t) = none$

$i: a := b + c$  [  $live(a) = true, live(b) = true, live(c) = false,$   
 $nextuse(a) = j, nextuse(b) = j, nextuse(c) = none$  ]

$j: t := a + b$  [  $live(a) = false, live(b) = false, live(t) = false,$   
 $nextuse(a) = none, nextuse(b) = none, nextuse(t) = none$  ]

Compute live/next-use information  $i$

35

## A Code Generator

- ⌘ Generates target code for a sequence of three-address statements using next-use information
- ⌘ Uses new function *getreg* to assign registers to variables
- ⌘ Computed results are kept in registers as long as possible, which means:
  - ☑ Result is needed in another computation
  - ☑ Register is kept up to a procedure call or end of block
- ⌘ Checks if operands to three-address code are available in registers

36

# The Code Generation Algorithm

- ⌘ For each statement  $x := y \text{ op } z$ 
  1. Set location  $L = \text{getreg}(y, z)$
  2. If  $y \notin L$  then generate  
`MOV  $y', L$`   
where  $y'$  denotes one of the locations where the value of  $y$  is available (choose register if possible)
  3. Generate  
`OP  $z', L$`   
where  $z'$  is one of the locations of  $z$ ,  
Update register/address descriptor of  $x$  to include  $L$
  4. If  $y$  and/or  $z$  has no next use and is stored in register, update register descriptors to remove  $y$  and/or  $z$

37

# Register and Address Descriptors

- ⌘ A *register descriptor* keeps track of what is currently stored in a register at a particular point in the code, e.g. a local variable, argument, global variable, etc.  
`MOV a, R0`      "`R0` contains `a`"
- ⌘ An *address descriptor* keeps track of the location where the current value of the name can be found at run time, e.g. a register, stack location, memory address, etc.  
`MOV a, R0`  
`MOV R0, R1`      "`a` in `R0` and `R1`"

38

## The *getreg* Algorithm

- ⌘ To compute *getreg*(*y*,*z*)
1. If *y* is stored in a register *R* and *R* only holds the value *y*, and *y* has no next use, then return *R*;  
Update address descriptor: value *y* no longer in *R*
  2. Else, return a new empty register if available
  3. Else, find an occupied register *R*;  
Store contents (register spill) by generating  
`MOV R, M`  
for every *M* in address descriptor of *y*;  
Return register *R*
  4. Return a memory location

39

## Code Generation Example

<i>Statements</i>	<i>Code Generated</i>	<i>Register Descriptor</i>	<i>Address Descriptor</i>
<code>t := a - b</code>	<code>MOV a, R0 SUB b, R0</code>	Registers empty R0 contains t	t in R0
<code>u := a - c</code>	<code>MOV a, R1 SUB c, R1</code>	R0 contains t R1 contains u	t in R0 u in R1
<code>v := t + u</code>	<code>ADD R1, R0</code>	R0 contains v R1 contains u	u in R1 v in R0
<code>d := v + u</code>	<code>ADD R1, R0 MOV R0, d</code>	R0 contains d	d in R0 d in R0 and memory

40

## Register Allocation and Assignment

- ⌘ The *getreg* algorithm is simple but sub-optimal
  - ☒ All live variables in registers are stored (flushed) at the end of a block
- ⌘ *Global register allocation* assigns variables to limited number of available registers and attempts to keep these registers consistent across basic block boundaries
  - ☒ Keeping variables in registers in looping code can result in big savings

41

## Allocating Registers in Loops

- ⌘ Suppose loading a variable  $x$  has a cost of 2
- ⌘ Suppose storing a variable  $x$  has a cost of 2
- ⌘ Benefit of allocating a register to a variable  $x$  within a loop  $L$  is
$$\sum_{B \in L} ( use(x, B) + 2 live(x, B) )$$
where  $use(x, B)$  is the number of times  $x$  is used in  $B$  and  $live(x, B) = \text{true}$  if  $x$  is live on exit from  $B$


42

## Global Register Allocation Using Graph Coloring

- ⌘ When a register is needed but all available registers are in use, the content of one of the used registers must be stored (spilled) to free a register
- ⌘ Graph coloring allocates registers and attempts to minimize the cost of spills
- ⌘ Build a *conflict graph* (*interference graph*)
- ⌘ Find a  $k$ -coloring for the graph, with  $k$  the number of registers

43

## Graph Coloring Example



44

## Peephole Optimization

- ⌘ Examines a short sequence of target instructions in a window (peephole) and replaces the instructions by a faster and/or shorter sequence when possible
- ⌘ Applied to intermediate code or target code
- ⌘ Typical optimizations:
  - ☒ Redundant instruction elimination
  - ☒ Flow-of-control optimizations
  - ☒ Algebraic simplifications
  - ☒ Use of machine idioms

45

## Peephole Opt: Eliminating Redundant Loads and Stores


- ⌘ Consider

```
MOV R0 , a
MOV a , R0
```
- ⌘ The second instruction can be deleted, but only if it is not labeled with a target label
  - ☒ Peephole represents sequence of instructions with at most one entry point
- ⌘ The first instruction can also be deleted if  $live(a) = false$

46

## Peephole Optimization: Deleting Unreachable Code


⌘ Unlabeled blocks can be removed



47

## Peephole Optimization: Branch Chaining

⌘ Shorten chain of branches by modifying target labels




48



# Peephole Optimization: Other Flow-of-Control Optimizations

⌘ Remove redundant jumps



49

# Other Peephole Optimizations

⌘ *Reduction in strength*: replace expensive arithmetic operations with cheaper ones



⌘ Utilize machine idioms



⌘ Algebraic simplifications



50