



Processor

Datapath

Control

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR

MDR

MUX

Memory

ALU

CON

IR

IMM

A

B

Register file

Temp

PC

Temp2

MAR