Lecture 2 – Performance & Pipelining

Slides were used during lectures by David Patterson, Berkeley, spring 2006

Review from last lecture

- **Tracking and extrapolating technology part of architect's responsibility**
- **Expect Bandwidth in disks, DRAM, network, and processors to improve by at least as much as the square of the improvement in Latency**
- **Quantify Cost (vs. Price)** – **IC** ≈ **f(Area2) + Learning curve, volume, commodity, margins**
- **Quantify dynamic and static power** – **Capacitance x Voltage2 x frequency, Energy vs. power**
- **Quantify dependability** – **Reliability (MTTF vs. FIT), Availability (MTTF/(MTTF+MTTR)**

Outline

- **Quantify and summarize performance**
	- **Ratios, Geometric Mean, Multiplicative Standard Deviation** – **Fallacies & Pitfalls: Benchmarks age, disks fail, 1 point fail danger**
-
- **Pipelining**
	- **MIPS: an ISA for Pipelining**
	- **5 stage pipelining** – **Structural and Data Hazards**
	- **Forwarding**
	- **Branch Schemes**
	- **Exceptions and Interrupts**
- **Conclusion**

Definition: Performance

- **Performance is in units of things per sec** – **bigger is better**
- **If we are primarily concerned with response time**

 $Performance(X) = \frac{1}{ExceptionTime(X)}$

" X is n times faster than Y" means

$$
n = \frac{Performance(X)}{Performance(Y)} = \frac{ExecutionTime(Y)}{ExecutionTime(X)}
$$

Performance: What to measure?

- **Usually rely on benchmarks vs. real workloads**
- **To increase predictability, collections of benchmark applications, called** *benchmark suites***, are popular**
- **SPECCPU: popular desktop benchmark suite CPU only, split between integer and floating point programs SPECCPU2006:**
	-
	- » Motto: "An ounce of honest data is worth a pound of marketing hype"
- SPECSFS (NFS file server) and SPECWeb (WebServer) added as server
- SPECSFS (NFS file server) and SPECWeb (WebServer) added as server
	-
- Transaction Processing Council measures server performance
and cost-performance for databases
- TPC-C Complex query for Online Transaction Processing
- TPC-H models ad hoc decision support
	-
	- **TPC-W a transactional web benchmark**
	- **TPC-App application server and web services benchmark**

How Summarize Suite Performance (1/5)

- **Arithmetic average of execution time of all programs?** – **But they vary by 4X in speed, so some would be more important than others in arithmetic average**
- **Could add a weight per program, but how pick a weight?** – **Different companies want different weights for their products**
- **SPECRatio: Normalize execution times to reference computer, yielding a ratio proportional to**

time on computer rated P erformance = $\frac{\text{time on reference computer}}{\text{time}}$

How Summarize Suite Performance (4/5)

- **Does a single mean well summarize performance of programs in benchmark suite?**
- **Can decide if mean a good predictor by characterizing variability of distribution using standard deviation**
- **Like geometric mean, geometric standard deviation is multiplicative rather than arithmetic**
- **Can simply take the logarithm of SPECRatios, compute the standard mean and standard deviation, and then take the exponent to convert back:**

 $\sum_{n=1}^{n} \ln(SPECRatio_i)$ $GeometricStDev = exp(StDev (ln(SPECRatio_i)))$ *i* $GeometricMean = \exp\left(\frac{1}{n} \times \sum_{i=1}^{n} \ln(SPECRatio_i)\right)$ ⎠ $\left(\frac{1}{2}\times\sum_{i=1}^{n}\ln(SPECRatio_i)\right)$ $=\exp\left(\frac{1}{n}\times\sum_{i=1}^{n}\right)$

Fallacies and Pitfalls (1/2)

- **Fallacies commonly held misconceptions**
- **When discussing a fallacy, we try to give a counterexample. Pitfalls easily made mistakes.**
- **Often generalizations of principles true in limited context Show Fallacies and Pitfalls to help you avoid these errors**
- **Fallacy: Benchmarks remain valid indefinitely**

– **Once a benchmark becomes popular, tremendous pressure to improve performance by targeted optimizations or by aggressive interpretation of the rules for running the benchmark: "benchmarksmanship."**

– **70 benchmarks from the 5 SPEC releases. 70% were dropped from the next release since no longer useful**

• **Pitfall: A single point of failure**

– **Rule of thumb for fault tolerant systems: make sure that every component was redundant so that no single component failure could bring down the whole system (e.g, power supply)**

Fallacies and Pitfalls (2/2)

- **Fallacy Rated MTTF of disks is 1,200,000 hours or** ≈ **140 years, so disks practically never fail**
- **But disk lifetime is 5 years** ⇒ **replace a disk every 5 years; on average, 28 replacements wouldn't fail**
- **A better unit: % that fail (1.2M MTTF = 833 FIT)**
- **Fail over lifetime: if had 1000 disks for 5 years = 1000*(5*365*24)*833 /109 = 36,485,000 / 106 = 37 = 3.7% (37/1000) fail over 5 yr lifetime (1.2M hr MTTF)**
- **But this is under pristine conditions**
- **little vibration, narrow temperature range** ⇒ **no power failures** • **Real world:**
	- **3% to 6% of SCSI drives fail per year**
	- » **3400 6800 FIT or 150,000 300,000 hour MTTF [Gray & van Ingen 05]** – **3% to 7% of ATA drives fail per year**
	- » **3400 8000 FIT or 125,000 300,000 hour MTTF [Gray & van Ingen 05]**

Outline

- **Quantify and summarize performance**
	- **Ratios, Geometric Mean, Multiplicative Standard Deviation**
		- **Fallacies & Pitfalls: Benchmarks age, disks fail, 1 point fail danger**
- **Pipelining**
	- **MIPS: an ISA for Pipelining**
	- **5 stage pipelining**
	- **Structural and Data Hazards**
	- **Forwarding**
	- **Branch Schemes**
	- **Exceptions and Interrupts**
- **Conclusion**

A "Typical" RISC ISA

- **32-bit fixed format instruction (3 formats)**
- **32 32-bit GPR (R0 contains zero, DP take pair)**
- **3-address, reg-reg arithmetic instruction**
- **Single address mode for load/store: base + displacement** – **no indirection**
- **Simple branch conditions**
- **Delayed branch**

see: SPARC, MIPS, HP PA-Risc, DEC Alpha, IBM PowerPC, CDC 6600, CDC 7600, Cray-1, Cray-2, Cray-3

Approaching an ISA

- **Instruction Set Architecture**
- **Defines set of operations, instruction format, hardware supported data types, named storage, addressing modes, sequencing Meaning of each instruction is described by the register transfer language (RTL) on** *architected registers* **and**
- **memory** • **Given technology constraints assemble adequate datapath**
	-
	- **Architected storage mapped to actual storage Function units to do all the required operations**
	- **Possible additional storage (eg. MAR, MBR, …)** – **Interconnect to move information among regs and FUs**
- **Map each instruction to sequence of RTLs**
- **Collate sequences into symbolic controller state transition diagram (STD)**
- **Lower symbolic STD to control points**
- **Implement controller**

Pipelining is not quite that easy! • **Limits to pipelining: Hazards prevent next instruction from executing during its designated clock cycle** – **Structural hazards: HW cannot support this combination of instructions (single person to fold and put clothes away)** – **Data hazards: Instruction depends on result of prior instruction still in the pipeline (missing sock)** – **Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps).**

- $SpeedUp_A = Pipeline Depth/(1 + 0)$ x (clock_{unpipe}/clock_{pipe})
	- **= Pipeline Depth**
		- **SpeedUpB = Pipeline Depth/(1 + 0.4 x 1) x (clockunpipe/(clockunpipe / 1.05) = (Pipeline Depth/1.4) x 1.05**
		- **= 0.75 x Pipeline Depth SpeedUpA / SpeedUpB = Pipeline Depth/(0.75 x Pipeline Depth) = 1.33**
- **Machine A is 1.33 times faster**

• **Read After Write (RAW)** Instr₁ tries to read operand before Instr₁ writes it **Three Generic Data Hazards I: add r1,r2,r3 J: sub r4,r1,r3**

• **Caused by a "Dependence" (in compiler nomenclature). This hazard results from an actual need for communication.**

Three Generic Data Hazards

- **Write After Read (WAR) Instr_J** writes operand *before* Instr_I reads it **I: sub r4,r1,r3**
	- **J: add r1,r2,r3 K: mul r6,r1,r7**
- **Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1".**
- **Can't happen in MIPS 5 stage pipeline because:** – **All instructions take 5 stages, and**
	- **Reads are always in stage 2, and**
	- **Writes are always in stage 5**

Branch Stall Impact

- **If CPI = 1, 30% branch, Stall 3 cycles => new CPI = 1.9!**
- **Two part solution:**
	- **Determine branch taken or not sooner, AND**
	- **Compute taken branch address earlier**
- MIPS branch tests if register $= 0$ or $\neq 0$

• **MIPS Solution:**

- **Move Zero test to ID/RF stage**
- **Adder to calculate new PC in ID/RF stage** – **1 clock cycle penalty for branch versus 3**

Four Branch Hazard Alternatives

#1: Stall until branch direction is clear

#2: Predict Branch Not Taken

- **Execute successor instructions in sequence**
- **"Squash" instructions in pipeline if branch actually taken**
- **Advantage of late pipeline state update** – **47% MIPS branches not taken on average**
- **PC+4 already calculated, so use it to get next instruction**

#3: Predict Branch Taken

- **53% MIPS branches taken on average**
- **But haven't calculated branch target address in MIPS**
- » **MIPS still incurs 1 cycle branch penalty**
	- » **Other machines: branch target known before outcome**

Four Branch Hazard Alternatives

#4: Delayed Branch

- **Define branch to take place AFTER a following instruction**
- **branch instruction** ${\tt sequential}$ successor₁
sequential successor₂
-
sequential successor_n **branch target if taken Branch delay of length ⁿ**
- **1 slot delay allows proper decision and branch target address in 5 stage pipeline**
- **MIPS uses this**

Problems with Pipelining

- **Exception: An unusual event happens to an instruction during its execution** – **Examples: divide by zero, undefined opcode**
- **Interrupt: Hardware signal to switch the processor to a new instruction stream** – **Example: a sound card interrupts when it needs more audio output samples (an audio "click" happens if it is left waiting)**
- **Problem: It must appear that the exception or interrupt** must appear between 2 instructions (I_i and I_{i+1}) – **The effect of all instructions up to and including Ii is totalling complete**
	- **No effect of any instruction after Ii can take place**
- **The interrupt (exception) handler either aborts program or restarts at instruction I_{i+1}**

And In Conclusion:

- **Quantify and summarize performance Ratios, Geometric Mean, Multiplicative Standard Deviation**
- **F&P: Benchmarks age, disks fail,1 point fail danger**
- **Control via State Machines and Microprogramming**
- **Just overlap tasks; easy if tasks are independent**
- **Speed Up** ≤ **Pipeline Depth; if ideal CPI is 1, then: Cycle Time**
	- **pipelined unpipelined Cycle Time 1 Pipeline stall CPI Pipeline depth Speedup** [×] ⁺ ⁼
- **Hazards limit performance on computers: Structural: need more HW resources Data (RAW,WAR,WAW): need forwarding, compiler scheduling Control: delayed branch, prediction**
- **Exceptions, Interrupts add complexity**

Reading

- **This lecture: appendix A** *Pipelining*
- **Next lecture: appendix C** *Memory Hierarchy*